



PROGRAM ENCRYPTION TOOLKIT

GRAPHICAL USER INTERFACE (PETGUI)

Release 2.6







PET graphical user interface (GUI) is a front-end to the Javabased Program Encryption Toolkit (PET).

Its primary purpose is to support visualization and analysis of information related to obfuscation and deobfuscation of digital logic circuits defined at the (netlist) gate-level.

It also provides a rich set of features for generating information about digital logic circuits themselves in terms of function, form, cryptographic properties, structure, and visualization.






- Download and expand the entire PETGUI folder (ZIP), decompress and put it in a location of your choosing
- Put the PETGUI folder in a path that does not use spaces... this will prevent errors with some third party tools
- PETGUI has not been checked for compatibility with versions of Java below 7.X and should be compatible with any Java version below 16.X
- PETGUI is packaged as an executable JAR
 - If you have a compatible JRE installed, double-click PETGUI.jar
 - If you don't have a compatible JRE, PETGUI comes with a default Java runtime environment (JRE): run PETGUI.bat
- No other installation should be required beyond this




- Although PETGUI could run under Linux or MacOS, the native tool libraries that are currently used are Windows binaries. As such, PETGUI is configured currently to run under Windows.
 - Given research interest and partnership, a version of PETGUI for LINUX can be developed and released





- For developers, the PET Javadoc API can be found in a separate ZIP download.
- A default JVM is provided, so no prior Java installation is required.
- Several folders are provided with samples, testcases, and reference component and library circuits.
- Because some tools that are used by PET are in native Windows format and there are no pure Java alternatives to them, PET is configured to run on Windows. The tooloutputs is used as temporary folder for several file-based operations used by Espresso, misll, and ABC.
 - This folder can be emptied on a regular basis
- PET is distributed as an executable JAR compatible with pre-Java 16 environments. A Batch file is provided to run the JRE from the provided folder.







- Supports basic research into adversarial analysis and obfuscation of logic circuits
- GUI provides visible functionality for research and experimentation
- Over 15 years of research
 - Master's student research code
 - Code base underwent refactoring 2012-2016
- Provides visualization support for experiments and studies in polymorphic variation and circuit protection
- Provides basic functionality for logic circuit design and analysis







Enhanced Mobile Agent Security (McDonald)



Algorithms for White-box Obfuscation Using Randomized Subcircuit Selection and Replacement (Norman) Obfuscation Framework Based on Functionally Equivalent Combinatorial Logic Families (James) Software Obfuscation with Symmetric Cryptography (Lin) Sub-Circuit Selection and Replacement Algorithms Modeled as Term Rewriting Systems (Simonaire)



Characterizing Component Hiding Using Ancestral Entropy (Williams) Removing Redundant Logic Pathways in Polymorphic Circuits (Kim)



Deterministic Component Hiding Using Identification and Boundary Blurring Techniques (Parham)

Deterministic, Efficient Variation of Circuit Components to Improve Resistance to Reverse Engineering (Koranek)





1 UG Thesis

9 Masters Theses

2 Doctoral Theses

3 Grants (AFOSR, AFIT, AFRL)

5 Journal Articles

22 Conference/Workshop Papers

9 Workshops ~

2017 USA

Digital Logic Protection Using Functional Polymorphism (Forbes)



Analyzing Program Protection Using Software Based Hardware Abstraction (Manikyam) Deterministic Polymorphic Circuit Generation Using Boolean Logic Representation (Stroud)





- PETGUI uses the <u>following tool interfaces</u> (see the Appendix for more information on each tool)
 - ESPRESSO version #2.3 (native C binary) synthesis
 - misll release #2.2 (native C binary) synthesis
 - ABC version 1.01 (native C binary) synthesis
 - JDD build 104, Feburary 2012 (fully Java) BDD
 - Z3 (Java, with Windows DLL) SAT solver
 - SATGraf version 0.2 (fully Java) SAT visualization
 - Sat4J (fully Java) SAT solver
 - yFiles v2.11.0.2 (fully Java) graph visualization





 PET uses ISCAS BENCH format as the native format for logic circuit netlists

```
# = comment
                       Can appear anywhere
                     End of line or whole line
                                                  INPUT(1)
                                    INPUTS:
                                                  INPUT(2)
                            In MSB ordering
                                                  INPUT(3)
                                   At least 1
                                                  INPUT(6)
                                                  INPUT(7)
                                  OUTPUTS:
                                                  OUTPUT(22)
                             In MSB ordering
                                                                        A distinguished
                                   At least 1
                                                                        intermediate
                                                  10 = NAND(1, 3)
                                                                        GATE-ID
                                                  11 = NAND(3, 6)
                       INTERMEDIATE GATES:
                                                  19 = NAND(11, 7)
GATE-ID1 = GATE-TYPE (GATE-ID2, GATE-ID3, ...)
                                                  16 = NAND(2, 11)
                 String or Integer ID supported
                                                  22 = NAND(10, 16)
                         Multi-fanin supported
                                                  23 = NAND(16, 19)
```

Use *.bench.txt for all file BENCH file extensions



BENCH Gate Types




- Basic Types
 - INPUT
 - OUTPUT
 - AND
 - NAND
 - OR
 - NOR
 - XOR
 - NXOR (XNOR)
 - NOT
 - BUFFER (BUFF)

- Extended types
 - Constants
 - CONST0
 - CONST1
 - Sequential gates:
 - DFF
 - JKFF
 - SRFF
 - TFF



Basic Rules for BENCH Netlists

- At least 1 INPUT
- At least 1 OUTPUT
- No more than 1 CONST0
- No more than 1 CONST1



String gate names are

case-sensitive

```
input(B)

#comment
output(3)

gate1 = aND(1,B)

#comment


GATE1 = AND(1,gate1)
gATe1 = or(gate1,GATE1)
3=xnor(gate1,gATe1) # end of line comment
#comment
```

INPUT(1)
OUTPUT(1)


INPUT(1)

PET Graphical user interface
















- Load/edit/create text BENCH files
- Compile combinational / sequential
- View circuit graph / generate circuit images
- Generate truth tables
 - Input Vectors for large input sizes
- Generate reduced minterms/PLA/BLIF formats
- Generate KMAP
- Generate structural VHDL and equational Verilog
- Generate binary decision diagrams (BDT, OBDD, ROBDD, MROBDD)
- Generate Boolean expression trees and formula
- Generate canonical standard forms
- Simulate circuit execution
- Perform cryptographic Boolean function analysis







- Load and Analyze BENCH File
- Create New BENCH File (Text)
- 3. <u>Create New BENCH File (Visual)</u>
- 4. <u>Create New BENCH File (Truth Table)</u>
- Create New BENCH File (Equation)
- 6. <u>Create/load a Pre-defined BENCH</u> <u>Component</u>
- 7. Export a BENCH File in Different Formats
- 8. <u>Transform BENCH File into Different</u> Forms
- 9. Analyze Subcircuit Component Information
- 10. <u>Analyze Cryptographic Boolean</u> Properties
- 11. <u>Perform Polymorphic Circuit</u> <u>Transformations</u>
- 12. Reduce a Circuit
- 13. Generate and Analyze Random Circuits
- 14. Load and Convert PLA File
- 15. Load and Convert DIMACs File

Use Case 1 Scenarios: Load and Analyze BENCH File


- Opening BENCH file
- Compiling (syntax checking)
- View Graph
- View Image
- View Schematic
- Generate truth table
- Generate implicants
- Generate binary decision diagrams (BDDs)
- Generate Boolean expression trees
- Comparing equivalence: Truth table, BDD, ABC
- Generating PLA
- Generating UW formats
- Generating VHDL
- Generating BLIF
- Generating misll information
- Generating ABC functions
- Generating z3 Model
- Generating DIMACS Model
- Generating KMAP
- Generating Normal Form equations (DNF, CNF, ANF)
- Simulating the circuit







1. File->Open->BENCH File




Sample circuit directory included







2. BENCH->Compile Combinational (Cntrl+B)




You must know whether the BENCH file is sequential or not: Has loops and/or contains FF gates







On successful compile: statistics are displayed




Compile errors appear in the Console






3. BENCH->View Graph


















Basic Layout Types:



Program Encryption Toolkit


Right click support for image panels to save to file





5. BENCH->View Schematic


1. Click Full to bring up a fullsize image



2. Right-click to save image from dialogue

Mouse scroll wheel = zoom in/out

- 1. Choose orientation (HOR/VER)
- 2. Click Change









6. BENCH->Generate Truth Table


Semantic Truth Table:

Show only inputs and output

NOTE: This generation is $O(2^n)$ as it is based on all truth table rows, unless input vectors are used

Full Truth Table:

Show inputs, outputs, intermediate gate values



Number of input vectors:

 $\leq 2^n$, n = # inputs


Input Vector: if selected, generates only a partial number of inputs and shows only those outputs (and intermediate results)








Truth Table: FULL, with input vector set







Input Vector



Prime Implicants
Input Vector tab


Right click for text panels: you can save any text to a file, do standard copy or cut/paste for editable text panels

Truth Table tab





7. BENCH->Implicants/Terms



Prime Implicants Tab








8. BENCH->MROBDD

Multi-Rooted Binary Decision Diagram









9. BENCH->Decision Trees

NOTE: This approach is $O(2^n)$ as it is based on the full truth table, but is useful for illustrating BDD reduction on smaller functions


4 Main Types:

Per Single Output (must be chosen):

- 1-Binary Decision Tree
- 2-Binary Decision Diagram (BDD)
- 3-Reduced Ordered BDD (ROBDD)

Shows all Outputs:

4-Multi-Rooted ROBDD (MROBDD)











Note: for >5 inputs, these diagrams may be extremely large

Zoom, Magnifier, Save Image, and Print options




























10. BENCH->Boolean Expression Tree




This string can be used in Logic Friday (copy/paste)





11. BENCH->Compare TT










12. BENCH->Compare BDD












13. BENCH->Compare ABC



Same comparison circuit Ignore Names = true Ignore Names = false





















15. Generate ->Generate VHDL










16. Generate ->Generate UW










17. Generate ->Generate BLIF (Espresso)










18. Generate ->Generate misII










See ABC documentation at: http://people.eecs.berkeley.edu/~alanmi/abc/

Information Options










See ABC documentation at: http://people.eecs.berkeley.edu/~alanmi/abc/

BLIF Synthesis Options








See ABC documentation at: http://people.eecs.berkeley.edu/~alanmi/abc/

PLA / Verilog Options








See ABC documentation at: http://people.eecs.berkeley.edu/~alanmi/abc/

BENCH Generation Options









See ABC documentation at: http://people.eecs.berkeley.edu/~alanmi/abc/

Custom Script





















Use Case: Loading and Analyzing BENCH File


- Z3 is a SAT solver and generating a model implies that the circuit will be transformed into a form in which the solver can use
- Finding a model means that it will attempt to find an assignment of values (to the input variables) that will produce a true (1) output
- The solver is geared currently to analyze point-function circuits that represent password-checking functions
 - If you know the circuit takes as input an actual ASCII character sequence and produces a single output (true if password matches, false others), then choose Yes
 - Otherwise, choose No, z3 will produce a model for any circuit, whether it is a point-function circuit and whether or not the input is assumed to be ASCII character sequences





Use Case: Loading and Analyzing BENCH File










- DIMACs format is a standard representation method for CNF/POS formulas
- Any POS/POM form circuit can be readily translated into a DIMACS format
- Only supports SINGLE output functions






School of Computing








If the circuit is synthesized as a Product of Sums/Product of Maxterms structure, choose YES















If the circuit is NOT synthesized as a Product of Sums/Product of Maxterms structure, choose NO








Option is given to transform the circuit via the Tseytin algorithm

- 1) Choosing NO exits
- Choosing YES will continue the DIMACs generation








Next option allows saving of the Tseytin transformed BENCH file to be saved to disk












22. BENCH -> Karnaugh Map











22. BENCH ->Karnaugh Map








23. BENCH -> Formula-> {DNF, CNF, ANF}








Use Case: Loading and Analyzing BENCH File







24. BENCH -> Simulate











1. File -> New -> BENCH File

Browse to a path and provide a filename

- 2. Edit text in the text pane, entering a valid BENCH netlist
- 3. **File -> Save**, to save edits
- 4. File -> Save As, saves current contents to new file
- 5. File -> Close, closes the text edit panel












Build -> From Circuit Builder











1: Select gate type from palette (left click)



2: Left-click on canvas to drop a gate



- 3: Connect gates: left-click AND hold on a source gate, drag, then release on a target gate
- 4: Click "Validate": errors are reported, otherwise Validated checkbox becomes selected

Use Case 3: Create New BENCH File (Visual)

- Left-click on gate = selects it, for moving/replacement
- Left-click on wire = selects it for adding bends
- Left-click on canvas = no current selection, adds a gate to the canvas
- Left-click on canvas = if a gate is selected, deselects any gate/wire
- Use cut/delete on selection to get rid of
- Use undo/rundo

NOTE: Copy/paste functionality does not work fully in Release 1.0

5: Click BROWSE to select a path and filename for the BENCH file to be saved


IF circuit is validated AND BENCH path has been chosen, SAVE BENCH button is enabled and will write the file

Check "Load in Panel" to also load the bench file into a text panel on save

Any changes to circuit will invalidate the circuit and you will need to revalidate it








Use Case 3: Create New BENCH File (Visual)












Build -> From Truth Table











1: Select input and output size of truth table




2: Click Create Truth Table








3: Specify Truth Table

















5: Pick which circuit form, then Generate Circuit



6: BENCH generated: browse for save file/select load in


Panel




Loads BENCH file in the GUI panel when it is SAVED







8: If Load in Panel selected, BENCH text panel for file will










Build -> From Equation








Use Case 5: Create New BENCH File (Equation)

```
Equations should take the form of:
       FORMULA1
       FORMULA1 ; FORMULA2
       FORMULA1 ; FORMULA2 ; FORMULA3 etc.
FORMULA takes the form of:
       OUTVAR = EQUATION
 - OUTVAR must be of the form: oX => o0, o1, o2, etc.
 - EQUATION is a combination of VARIABLES and OPERATORS.
 - VARIABLES must be of the form iX => i0, i1, i2, etc.
 - VARIABLES are ordered in circuit input by number
 - OPERATORS must be one of: '(NOT) + (OR) * (AND) ^ (XOR)
 - Constant Zeros (0) / Ones(1) are allowed as VARIABLES
General rules:
 - Formulas must be separated by a semicolon if more than 1
 - The last (or if there is only 1) formula does not need a ;
 - Formulas can be on separate lines (separated by a NL)
 - At least 1 VARIABLE required (o1 = 0/o1 = 1 not allowed)
 - Use parenthesis to clarify logical expressions and precedence
Examples:
 01 = i0 + i1
 01 = ((i0' * i1)' + (i2 * i3')')'
 01 = i1 * 1; 02 = i4 + i18
 00 = i1 + i2 ^ i3 * i4
 o1 = (((i0 * i1)' + (i2 * i3)')' * (i1 + i2))';
  06 = (i7 * i9) + i1
 012 = (i25 ^ i512)
Precedence rules:
- Parenthesis have highest precedence
- NOT (') associates to the left before other OPERATORS
- AND (*) associates before OR (+) and XOR (^)
- XOR (^) associates before OR (+)
                    00 = i1 + i2' ^ i3 * i4
Example:
   is equivalent to: 00 = (i1 + ((i2') ^ (i3 * i4))
```






For valid formula



















Parse of the entered Boolean formula




Truth table of entered Boolean formula





3) Choose synthesized circuit form

4) Click Generate Circuit








5) BROWSE and pick filepath for BENCH file

7) Click SAVE BENCH to write out BENCH

6) Click Load in Panel to load saved BENCH in panel tab





Program Encryption Toolkit





8) After SAVE BENCH and load in panel, new BENCH tab appears:

```
File Edit BENCH Generate Transform Build Utilities Components Variations Reductions Libraries CIRCLIB Help
                                                  Number of inputs: 6
Number of outputs: 2
                                                  # 6 inputs
Number of constant1: 0
                                                  # 2 outputs
Number of constant0: 0
                                                  # 4 inverters
Intermediate gates: 7
                                                  # 0 buffers
  ANDs: 1
                                                                                            then do BENCH->Compile
                                                  # 0 constant1
  ORs: 2
                                                  # 0 constant0
  XORs: 0
  NANDs: 0
                                                  # Total gates: 3
                                                                                             Combinational from menu
  NORs: 0
                                                  # Intermediate nodes: 7
   NXORs: 0
                                                  # ANDs: 1
  BUFFERs: 0
                                                      ORs: 2
  NOTs: 4
  DFF: 0
                                                      XORs: 0
                                                  # NANDs: 0
  JKFF: 0
  TFF: 0
                                                    NORs: 0
  SRFF: 0
                                                  # NXORs: 0
Circuit Depth: 2
                                                  # DFF: 0
Size of Largest Level: 6
                                                      JKFF: 0
Size of Largest Intermediate Level: 5
                                                      TFF: 0
Maximum Fan-In: 4
                                                  # SRFF: 0
Maximum Fan-Out: 2
Average Fan-In: 1.7
Average Fan-Out: 1.0
                                                   INPUT(0)
                                                   INPUT(1)
  Level[0] Size =6
                                                  INPUT(2)
  Level[1] Size =5
  Level[2] Size =2
                                                   INPUT(3)
                                                   INPUT(4)
  Level[3] Size =2
                                                  INPUT(5)
  Level[0]: 0 4 3 2 1 5
  Level[1]: 6 8 10 7 9
                                                  OUTPUT(12)
  Level[2]: 11 12
                                                  OUTPUT(11)
  Level[3]: 13 14
                                                  6=NOT(3)
                                                  7=NOT(2)
                                                  8=NOT(0)
                                                  9=NOT(1)
                                                  10=AND(4,5)
                                                  11=OR(10,1)
                                                  12=OR(8,9,7,6)
                                                  Console Console
                                                    NXORs: 0
                                                    BUFFERs: 0
                                                    NOTs: 4
                                                    DFF: 0
                                                    JKFF: 0
                                                    TFF: 0
                                                    SRFF: 0
                                                  Circuit Depth: 2
                                                  Size of Largest Level: 6
                                                  Size of Largest Intermediate Level: 5
                                                  Maximum Fan-In: 4
                                                 Maximum Fan-Out: 2
                                                  Average Fan-In: 1.7
                                                  Average Fan-Out: 1.0
```










- Libraries -> Basic Components -> ...
 - Browse and choose a file to save to



INPUT(4)

INPUT(5)

INPUT(6)

OUTPUT(8)
OUTPUT(7)


1=XOR(4,5)

3 = AND(4,5)

8=XOR(1,6)

2 = AND(1,6)

7=OR(2,3)






Example: Full Adder (3-2)






Libraries -> Basic Components -> ...

Example: 4-bit Multiplier



Then:
BENCH->Compile Combinational
BENCH-> ...








- Basic Gates (2 4 input)
 - AND
 - OR
 - XOR
 - NAND
 - NOR
 - **NXOR**
 - **BUFFER**
 - **INVERTER**
- Adders
- Subtractors
- Multipliers

- Decoders
- Encoders
- Multiplexors
- Demultiplexors
- Comparators
- Flipflops
- Polygates



- ISCAS-85 Benchmarks (combinational)
- ISCAS-89 Benchmarks (sequential)
- ITC-99 Benchmarks (sequential)











File -> Export Extended options BENCH < Image format Image < Text format Truth Table Logic Friday (CSV) Truth Table VHDL • UW ← University of Wisconsin format • BDD < Image format









Major Transforms:

Concat

Merge

Merge Common Input

Decompose Multi-fanin
Decompose XOR
Decompose Function

Transform Basis / Random Basis

Transform SOP/POS/RSE/AIG

Transform SOM/POM/ReedMuller (reduced)

Transform Espresso / Espresso Canonical Forms


Transform misII

Transform ABC

















Original (A)

Example:


Ideal concatenate where # of outputs = # of inputs



Circuit to Concatenate (B)




New Concat Circuit











Example:

Created with Pad Option = Use Random Method



What to do with these 2 outputs? Specify Pad Options





New Concat Circuit

Circuit to Concatenate (B)








Original (A)


Example:


Created with Pad Option =

Pad Random Gate from Output Level + 1 from A

Fill Options: Append Bits to B







New Concat Circuit

Circuit to Concatenate (B)














MSB Append

LSB Append














Original (A)




Circuit to Merge (B)





Merges two circuits with the same # of inputs:





New merge circuit

The inputs are assumed to be symmetrical for both circuits (A and B)


The merge attempts to match the fan-in of gates and gate types of the circuit to merge with the fan-in gates and gate types of the original

Resulting circuit will have the same # of inputs and output size equal to |outputs A| + |outputs B|

Produces a circuit with functionally equivalent outputs as that of A and B, using the same inputs space as A and B













Transforms: Decompose Multi-Fanin







INPUT(5) INPUT(6) INPUT(7)

OUTPUT(18) OUTPUT(15)

8=AND(0,2)9 = OR(1,3)10 = OR(5,9)11 = AND(4,8)

12=AND(6,11) 13=AND(10,0)


14 = AND(7,12)

15=NAND(2,13)

16=XOR(14,10)

17 = XOR(0,16)

18 = XOR(7,17)



INPUT(1) INPUT(2)

INPUT(3)

INPUT(4)

INPUT(5) INPUT(6)

INPUT(7)

INPUT(8)

OUTPUT(11) OUTPUT(12)

9 = AND(1,3,5,7,8)

10 = OR(2,4,6)

11 = XOR(9,10,1,8)

12 = NAND(10,1,3)






































Transforms: Decompose Function








Decomposed file names are automatically assigned based on circuit name

Decomposes a circuit by functional output: one circuit is produced for each output, keeping appropriate gates from original circuit


To keep the original number of inputs, check "Preserve Inputs"








With "Preserve Inputs"



Decomposes a circuit by functional output: one circuit is produced for each output, keeping appropriate gates from original circuit


To keep the original number of inputs, check "Preserve Inputs"









Without "Preserve Inputs"



Decomposes a circuit by functional output: one circuit is produced for each output, keeping appropriate gates from original circuit

To keep the original number of inputs, check "Preserve Inputs"











Transforms each gate into a NAND-only or NOR-only representation:

For NAND-only, NAND gates are obviously left unchanged and the same applies for NOR-only and NOR gates


Options:


Use Redundant Input
Use Inverters
Use Constant Gates

These options allow for inverters or constant gates to be generated in the transform. Redundant inputs means that a gate can have more than one fan-in from a predecessor gate.


Transform NOTs: means that NOT gates will be transformed into equivalent NAND- or NOR-only forms

Transform BUFFERs: means that BUFFERS will be transformed into an equivalent NAND- or NOR-only form





NOR transform with no options













NOR transform with various options











































Transforms each gate into a NANDonly or NOR-only representation, but choose randomly which transform to use...






















Transforms: Transform Random Basis





- INPUT(1)
- INPUT(2)
- INPUT(3)
- INPUT(4)
- INPUT(5)
- OUTPUT(8)
- OUTPUT(9) OUTPUT(10)
- 6 = AND(1,2,3)
- 7 = OR(4,5)
- 8 = XOR(6,7)
- 9 = NOR(1,8)
- 10 = NAND(2,8)






































Example: 2-bit adder













Transforms a circuit into its Sum-of-Products (unreduced) equivalent 2level circuit representation

```
INPUT(0)
INPUT (1)
INPUT(2)
INPUT (3)
INPUT (4)
OUTPUT (42)
OUTPUT (41)
OUTPUT (43)
5=NOT (4)
6=NOT(0)
7=NOT(3)
8=AND(0,1,2,3,4)
9=NOT (1)
10=NOT(2)
11=AND(6,1,2,7,5)
12=AND (6,9,2,7,5)
39=AND (6,9,2,3,5)
40=AND(6,1,2,7,4)
41=OR(18,36,38,39,28,17,11,31,24,25,20,32,15,16,29,8)
42=OR(21,12,38,39,33,22,17,11,35,24,25
```





INPUT (1)
INPUT(2)
INPUT(3)
INPUT (4)
INPUT (5)
OUTPUT (16)
OUTPUT(10)
OUTPUT (17)
6=XOR(1,3)
7=XOR(2,4)
9=NOT(7)
10=XOR(5,7)
11=AND(5,7)
8=NOT(6)
12=AND(3,8)
13=AND (4,9)
14=OR(11,13)
15=AND (14,6)
16=XOR (14,6)
17=OR (15,12)











Transforms a circuit into its Productof-Sums (unreduced) equivalent 2level circuit representation

```
INPUT(0)
INPUT (1)
INPUT (2)
INPUT(3)
INPUT (4)
OUTPUT (41)
OUTPUT (42)
OUTPUT (43)
5=NOT (1)
6=NOT(0)
7=NOT (4)
8=NOT(3)
9=OR(0,1,2,3,4)
10=NOT(2)
11=OR(0,1,10,3,4)
12=OR(0,5,2,8,4)
13=OR(6,1,10,3,7)
39=OR(6,5,2,3,4)
40=OR(0,5,2,8,7)
41=AND (9,19,17,15,20,25,36,37,34,31,13,21,16,24,32,18)
42=AND (9,27,11,15,33,12,25,36,38,34,31,29,16,24,28,26)
43=AND (9,19,17,27,11,14,23,20,33,12,40,30,38,22,35,39)
```





```
INPUT (1)
INPUT(2)
INPUT(3)
INPUT (4)
INPUT (5)
OUTPUT (16)
OUTPUT (10)
OUTPUT (17)
6 = XOR(1,3)
7 = XOR(2, 4)
9=NOT(7)
10=XOR(5,7)
11 = AND(5,7)
8=NOT (6)
12=AND (3,8)
13=AND (4,9)
14=OR (11,13)
15=AND (14,6)
16=XOR (14,6)
17=OR (15,12)
```
















Transforms: Ring Sum Expansion











```
INPUT (1)
INPUT (2)
INPUT(3)
INPUT (4)
INPUT (5)
OUTPUT (16)
OUTPUT (10)
OUTPUT (17)
6 = XOR(1,3)
7=XOR(2,4)
9=NOT(7)
10 = XOR(5,7)
11 = AND(5,7)
8=NOT(6)
12=AND (3,8)
13=AND (4,9)
14=OR(11,13)
15=AND (14,6)
16=XOR(14,6)
17=OR (15,12)
```
























Transforms a circuit into one possible And-Inverter Graph [AIG] (unreduced) equivalent representation








INPUT (1) INPUT(2) INPUT(3) INPUT (4) INPUT (5) OUTPUT (16) OUTPUT (10) OUTPUT (17) 6=XOR(1,3)7 = XOR(2,4)9=NOT(7)10=XOR(5,7)11 = AND(5,7)8=NOT (6) 12=AND (3,8) 13=AND (4,9) 14=OR(11,13) 15=AND (14,6) 16=XOR(14,6) 17=OR (15,12)

AIGs are not necessarily canonical


















17=OR (15,12)








Transforms: Espresso Canonical Forms



There are 8 possible synthesis options based on SOP/POS and basis gate type



























ORIGINAL











Transforms a circuit based on its misll reduction (SOP factors) and equivalent BENCH

Gates are mapped according to the pet.genlib technology map





INPUT (1) INPUT (2)

INPUT(3) INPUT (4)

INPUT (5)

OUTPUT (16) OUTPUT (10)

OUTPUT (17)

6=XOR(1,3)

7 = XOR(2, 4)

9=NOT (7)

10=XOR(5,7)

11 = AND(5,7)

8=NOT (6)

12=AND (3,8)

13 = AND(4,9)

14=OR(11,13) 15=AND (14,6)

16=XOR (14,6)

17=OR (15,12)

GATE or450=a+b+c+d;PIN * NONINV 1 999 1 0.2 1 0.2 GATE nand230=!(a*b);PIN * INV 1 999 1.0 0.2 1.0 0.2 GATE nand340=!(a*b*c);PIN * INV 1 999 1.1 0.3 1.1 0.3 GATE nand4 50=!(a*b*c*d);PIN * INV 1 999 1.4 0.4 1.4 0.4 GATE nor230=!(a+b);PIN * INV 1 999 1.4 0.5 1.4 0.5

GATE nor340=!(a+b+c);PIN * INV 1 999 2.4 0.7 2.4 0.7 GATE nor450=!(a+b+c+d);PIN * INV 1 999 3.8 1.0 3.8 1.0

GATE xor250=a*!b+!a*b;PIN * UNKNOWN 2 999 1.9 0.5 1.9 0.5

GATE xor250=!(a*b+!a*!b);PIN * UNKNOWN 2 999 1.9 0.5 1.9 0.5 GATE xnor250=a*b+!a*!b;PIN * UNKNOWN 2 999 2.1 0.5 2.1 0.5

GATE xnor250=!(!a*b+a*!b);PIN * UNKNOWN 2 999 2.1 0.5 2.1 0.5





















Transforms a circuit based on its ABC synthesis and equivalent BENCH 9 different synthesis scripts in ABC...












RESYN-2



RESYN-2A



RESYN-2RS















































Transforms a circuit based on its ABC synthesis and equivalent BENCH 9 different synthesis scripts in ABC...



CHOICE



CHOICE2














Components:


Circuit Partitioner
Subgraph Enumeration
Semantic Component Identification
Structural Component Identification
View Module Library














 \times






Once all gates are assigned to at least 1 partition, and all partitions have at least 1 gate, there is a valid partitioning of the circuit gate set










Subgraph Enumeration









- 7 different algorithms for enumeration=>
 - Relax containment: algorithms can required a component to be fully contained






- All subgraphs OR limit enumeration to subgraphs of a given size (size includes inputs, outputs, and intermediate nodes of represented subcircuit)
- Maximum recursion depth: for certain algorithms, used to control the amount of recursion for exploring subgraphs from a given starting node



Semantic Component Identification



Use a pre-generated enumeration file instead of enumerating from scratch
























Module Library: use the default module library provided with PET or create your own version




Limit the components that are matched by I/O size:

- If checked: provide an INPUT/OUTPUT size
- All components with these sizes OR LESS will be compared
- Strictly equal: compare components with EXACTLY the INPUT/OUTPUT size specified



Semantic Component Identification








- Subgraph enumeration is N!, where N is size of circuit
 - So... ALL enumeration algorithms return approximations of total subgraphs that have the best potential to be a valid subcircuit component
 - The LARGER the starting circuit, the LARGER the # of subgraphs enumerated: memory and time tradeoffs begin to occur around 100K subcircuits
- Component identification is constrained by time and the # input/output size of the components being compared from the Module Library
 - Each enumerated subgraph is compared against a component from the library with a matching input size and output size
 - The match process generates all possible combinations of input ordering with all possible combinations of output orderings
 - This results in an X! * Y! number of combinations, where X is input size and Y
 is output size of the component being compared against
 - Therefore, components with about 6 or 7 inputs will take longer for any given comparison
- Based on the current implementations, it may be likely you will run into Java heap space or GC overhead limit exceptions
- Even with adequate RAM and specification of JVM options to utilize the space, time becomes the limiting factor for experiments



 Structural identification is much like semantic identification in terms of options:




- Subgraphs are enumerated using a standard enumeration algorithm (1 of 7 must be selected)
- Identification involves finding common structures (not tied to any specific known component)



Structural Component Identifier










Module library is specially formatted directory with components used in components identification experiments: components are arranged by input/output size and are defined as BENCH circuits
















First: Load or create BENCH file with < 4 inputs











BENCH->Crypto Analysis->Properties from main menu










Cryptographic Boolean Properties






If the BENCH has multiple outputs, each output function gets its own properties and correlation tab





BENCH->Crypto Analysis->Correlation from main menu












Circuit Variations:



- Iterative Selection/Replacement
 - Random Circuit
 - Random Boolean Logic Expansion
- Deterministic
 - Boundary Blur
 - Component Fusion
 - Component Encryption
- Program Encryption
- Polymorphic Gates
- Logic Encryption
- Insert AND Tree
- Utilities->Permutation Circuits






- **Random** variation techniques may (or may not) hide certain design information
- Deterministic variation techniques are geared at hiding components
 - Boundary Blurring
 - Component Fusion
 - Component Encryption
- Some variation techniques can hide the complete design elements of a circuit
 - Virtual Black Box (Synthesis)
 - Polymorphic Gates / Functional Polymorphism
- Some variation techniques can hide the full function of a circuit, if the circuit input size is small enough
 - Program Encryption








- Structural Polymorphic generation is easy...
 - ONE FUNCTION, MANY FORMS...
 - Combinational logic = straight-line program code / basic blocks












- Three primary options:
 - Iteration based
 - Round based
 - Size based



These options currently ALL use random circuit generation for the replacement step








 If we limit C_{sub} to be small (in gate size), we could iteratively repeat this process of selecting and replacing subcircuits in a larger circuit C

Iterative Sub-Circuit
Selection and
Replacement (ISR)










 Create a variant based on a fixed # of iterations (selection/replacement increments)







Basic walk-through: after picking # of iterations

1. Pick a general selection algorithm type: where or how gates are selected within the circuit

Simple Polymorphic (uses random gate)

Random Level

Output Level

Largest Level

Smallest Level

Fixed Level

2. Show variants and increment #: Create a panel that shows the BENCH and graph of the variant within the GUI. Displays variants based on increment # (i.e., every 1, every 2, every 5, every 10, etc.)



- 3. Choose an experiment directory (BROWSE)
 Original, final, and incremental files will be placed in here
- 4. Choose whether the original circuit should have decomposed fan-in gates (fan-in will be 2 for all gates if this option is selected)
- 5. Selection Tab: choose a minimum and maximum selection size (if equal, then only selections of that size are considered)
- 6. Selection | Smart Strategy: Smart selection will keep track of original gates in the circuit and make future selections from gates that have not been replaced yet



- 7. Selection | Use random selection algorithm: can override the general selection algorithm chosen to pick a random method each iteration
- 8. Selection | Maximum selection attempts: based on available gates for selection and the algorithm chosen, it may not be possible to select a subcircuit of a given size.
 - This is because some selections, when a replacement circuit is inserted, may induce a cycle in the circuit
 - After the max selection attempts are reached, a new selection strategy is chosen (typically, pick 1 or 2 random gates)
- 9. Selection | Maximum selection input size: selection size is normally based on # of gates, but you can restrict how many inputs a resulting subcircuit can have with this option





- 10. Selection | Target Level: only enabled for Fixed Level selection algorithm
- 11. Replacement Tab: Replacement size is the primary driver. For a given selected subcircuit, sets the target size of the replacement circuit. Based on the random generator, the size winds up being multiplied per output of the selected subcircuit. Depending on how many common inputs the circuit size has, it could be less.
- 12. Replacement | Basis Set: For replacement circuits, sets the kind of gates that are allowed in the circuit.





- 13. Replacement | Use Smart Random: tells the circuit generator to weed out circuits with redundant logic (dual fan-in gates, repeated gates, etc)
- 14. Replacement | Max Fan-In: tells the circuit generator how many fan-ins a gate might be allowed
- 15. Replacement | Max Generation Attempts: if the circuit generator cannot find a replacement within a certain # of generation attempts, the algorithm will abandon the selection and pick a new selected subcircuit (typically happens with larger input/output size subcircuits)







- 16. Verify Tab: has options for verifying variants. For larger circuits, and Input Vector can be used.
- 17. Journaling Tab: Saves original, final, and/or intermediate variant files in the experiment directory
 - For variants, increment value specifies how often (how many iterations) to go before saving files (every 1, every 2, etc).
 - Journal options: each time a save is done, which circuit formats should be saved => BENCH, GraphML, Hierarchical Image, Organic Image, VHDL, UW format
 - File naming is handled automatically
- 17. Debug Tab: Various options for verbose output to the console as the generation process is executing











12 Iterations

Algorithm: Simple polymorphic

Show Variants: yes, increment = 1

Selection size min/max = 2

No smart selection

Max selection input size = 4

Replacement Size = 7


No Smart Random

Max Fan-in = 2


Basis = NOR, AND, OR, XOR, NXOR, NOT

Journal: Final, Original,

Variant w/ Increment = 1







Annotated graph tracks original circuit gates






12 Iterations
Algorithm: Simple polymorphic
Show Variants: yes, increment = 1
Selection size min/max = 2
No smart selection
Max selection input size = 4
Replacement Size = 7
No Smart Random
Max Fan-in = 2
Basis = NOR, AND, OR, XOR, NXOR, NOT
Journal: Final, Original,
Variant w/ Increment = 1


Show Variant tabs:

Final circuit stats:









12 Iterations

Algorithm: Simple polymorphic

Show Variants: yes, increment = 1

Selection size min/max = 2

No smart selection

Max selection input size = 4

Replacement Size = 7


No Smart Random


Max Fan-in = 2

Basis = NOR, AND, OR, XOR, NXOR, NOT

Journal: Final, Original,

Variant w/ Increment = 1

















Size = 100

Algorithm: Simple polymorphic

Show Variants: yes, increment = 5

Selection size min/max = 2

Use smart selection

Max selection input size = 6

Replacement Size = 8


No Smart Random


Max Fan-in = 3

Basis = NOR, AND, OR, XOR, NXOR, NOT

Journal: Final, Original,

Variant w/ Increment = 1

















Round = 1

Algorithm: Simple polymorphic

Show Variants: yes, increment = 1

Selection size min/max = 2

Use smart selection

Max selection input size = 6

Replacement Size = 8


No Smart Random


Max Fan-in = 3

Basis = NOR, AND, OR, XOR, NXOR, NOT

Journal: Final, Original,

Variant w/Increment = 1










- Given a subcircuit C, random generation will take the input/output size of the subcircuit and generate a random circuit with that IO size and some gate size
- Randomly generated circuits are compared against the truth table (signature) of the input circuit C until match is found
- Current engine decomposes multi-output functions and generates a random circuit for each function
- Single function circuits are merged backed together to produce the final replacement circuit
- Random circuit generation is nondeterministic in terms of generating a semantically equivalent circuit in a tractable time limit
- prob(sig(C) == sig(R_x)) related to statistical distribution of circuits in a family with a given signature
- Probability of random circuit with matching signature is of the order, where n is the number of inputs and m is the number of outputs:


 $m(1 / 2^{2^n})$








- Given a subcircuit C, RBLE will take the existing circuit structure and express it as a Boolean logic expression
- Inverse of Boolean logic laws are applied in some random fashion until given constraints of the replacement circuit are met
- Applying logic laws inversely produces "expansion" vs. "reduction" of the logic expression
- Expansions are applied repeatedly on the Boolean logic expression
- Three possible generation policies are defined
 - Fixed: deterministic/most efficient runtime
 - Strict Size: nondeterministic/most precise replacement circuit size
 - Target Size: nondeterministic/



	#	Original		Expansion	Law	Relative Gates
[1	0	=	A * 0	Annihilation	CONSTO
[2	0	=	A * A'	Complementation	CONSTO
[3	0	=	A ^ A	Annihilation	CONST0
[4	1	=	A + 1	Annihilation	CONST1
[5	1	=	A + A'	Complementation	CONST1
[6	1	=	(A ^ A)*	Annihilation	CONST1
[7	A	=	A * A	Idempotence	AND
[8	A	=	A + A	Idempotence	OR
[9	A	=	A * (A + B)	Absorption	AND,OR
[10	A	=	A + (A * B)	Absorption	OR, AND
[11	A	=	A + 0	Identity	OR, CONSTO
[12	A	=	A ^ 0	Identity	XOR, CONSTO
[13	A	=	A * 1	Identity	AND, CONST1
[14	A	=	(A')*	Involution	NOT
[15	A	=	(A * B') + (A * B)	Annihilation	AND,OR,NOT
[16	A	=	(A + B) * (A + B')	Annihilation	AND,OR,NOT
[17	A'	=	A ^ 1	Negation	XOR, CONST1
[18	A'	=	(A' * B') + (A' * B)	Negation	AND,OR,NOT
[19	A'	=	(A' + B) * (A' + B')	Negation	AND,OR,NOT
[20	(A + B)*	=	A' * B'	De Morgan's	NOR
[21	(A * B)*	=	A' + B'	De Morgan's	NAND
[22	A ^ B	=	(A + B) * (A' + B')	Derivation	XOR
[23	A ^ B	=	(A' * B) + (A * B')	Derivation	XOR
[24	(A ^ B).	=	(A + B)' + (A * B)	Negation	NXOR
[25	A * (B + C)	=	(A * B) + (A * C)	Distributivity	AND,OR
[26	A + (B * C)	=	(A + B) * (A + C)	Distributivity	OR,AND
	27	(A * B) * C	=	A * (B * C)	Associativity	AND
[28	(A + B) + C	=	A + (B + C)	Associativity	OR









- Fixed: Apply a "fixed" number of expansions
 - Deterministic/always returns a variant
 - Most efficient/linear runtime
 - Size of ISR variant unpredictable
- Strict Size: Apply expansions until a gate size n is reached
 - Non-deterministic/may fail to return a variant (max attempts)
 - Requires trials, which increase run-time (max expansions)
 - Allows precise ISR size estimation
- Target Size: Apply expansions until a target get size n is reached or exceeded
 - Non-deterministic/may fail to return a variant (max attempts),
 - Requires trials, which increase run-time (max expansions)
 - Allows more accurate ISR size estimation






Selection options are the same as for random circuit generation:



Expansion options select FIXED, STRICT, or TARGET








Fill in:

- Setup/Experiment Directory
- Selection/min and max size
- Expansion/Algorithm Type and option value
- Verify and Journal options

Click PERFORM VARIATION




Summary stats reported at completion

```
GENERATOR TYPE: Iteration Based
  VADIATION SUMMADY: SIMPLE EXPANDED (COMPONENT)
Total Time: 0d:0h:0m:5s:594471600
Number of Variants: 10
Original Size/Depth: 6/3
Final Size/Depth: 143/51
Target Iterations: 10
Total Selection Attempts: 90028
Selection Strategy by Iteration:
1: Component Selection
2: Component Selection
3: Component Selection
4: Component Selection
5: Component Selection
6: Component Selection
7: Component Selection
8: Component Selection
9: Component Selection
10: Component Selection
Selected Circuit Type by Iteration:
2: 4-2-2
3 - 2 - 2 - 2
4: 2-1-2
5 - 3-2-2
6: 3-1-2
7: 3-2-2
8: 4-2-2
9: 4-2-2
10: 3-2-2
1: [11=NAND(3,6),16=NAND(2,11),19=NAND(11,7)]
```









- Goal of these algorithms are towards component hiding
 - Defeat algorithms that target semantic identification of components
- Understanding these algorithms is best done through review of publications where key aspects and experimental results of the algorithms have been disseminated







Boundary Blurring

- Mutates the type of a gate randomly (for example, from AND to XOR) to change the expected signature at a component boundary
- Recovery logic is introduced to preserve the original semantics of the gate signal to other gates that depend on it

Component Fusion


- Circuit must be partitioned into subcircuit "components"
- In order to work correctly, components must be defined so that original component boundaries are extended
- Black-box synthesis is performed creating a virtual black box of each new component

- Similar to component fusion: circuit must be partitioned into a set of component subcircuits
- Boundaries of components are encoded and decoded internally
- An implementation of white-box cryptography, where the circuit is replaced with an internal network of encoded look-up-tables














Component Fusion































This option does not require a selected BENCH circuit to be loaded first











Basic Overview



Summary of Program Encryption












 A legitimate user of P' can reproduce the functionality of P with the decryption circuit D:




- Some things about P'
 - There is no seam (P + E)
 - There are no components related to P or E
 - There is no topology related to P or E
 - There is nothing directly tied to the structure/configuration of P or E
 - There is ONLY the information necessary to compute:

$$P'(x) = E_K(P(x)), \forall x$$



Program Encryption: Choose P










Program Encryption: Generate E and D










Program Encryption: Compose P and E










Program Encryption: Synthesize P '










Program Encryption: Concat D to P' for Verification














This option does not require a selected BENCH circuit to be loaded first

This generates permutation circuits (E), with a corresponding decryption circuit (D)
















This one circuit could produce an AND, OR, XOR, NXOR, NOR, NAND or OTHER functions








NAND Gate


Polygate Version








In circuits: realizable as a "polymorphic gate" or "polygate"



Essentially a BINARY (2-input) GATE

4 additional inputs CHOOSE the function The 4 inputs form a "functional key" Key must be provided to get correct function This form can generate 16 functions on 2 inputs







- Every binary gate (2 input/1 output) is transformed to a polygate component (6 input/1 output)
- Appropriate key bits must be provided to the polygate component to execute the correct function
- A polygate is essentially a MULTIPLEXOR component

General idea:


Adversary cannot fully determine circuit function without full I/O enumeration

The function of the circuit and therefore components are not know

without context of the ey

Overhead:


- Depends on MUX chosen
- 4 additional inputs for every binary gate







1) Setup directory and file information








ALL GATES



PICK RANDOM # of GATES




PICK RANDOM # of GATES, but favor BEGINNING, MIDDLE, or END GATES








PICK RANDOM # of GATES from a LIST of SELECTED GATES (WHITELIST)








PICK RANDOM # of GATES but exclude those on LIST of SELECTED GATES (BLACKLIST)







PICK SPECIFIC GATES








3) Choose overhead limits

Uncheck Limit Size of Variant for no limitations
Otherwise, choose gate % increase allowed (overhead)








4) Key options:

Prepend (MSB) or append (LSB) key bits to the input vector

Compress key: reduce the size of the key string (will produce non-deterministic variation)




5) Polygate options:

Static Polygates:

Pick one of the static polygate (MUX) designs: choose specific one (Single)
Pick one of the static versions randomly every time a polygate is inserted (Choose Random)
Pick a random static version and introduce some degree of variation (Random w/ Variation)

Dynamic Keymap:


Generate a random keymap for every polygate (a different truth table mapping for the MUX) Generate only the 6 basic gate types for the keymap component (Random Reduced)



6) Click TRANSFORM








Example:

- Selected gates to replace
- Random static polygate
- No overhead limit

Key for the polygate circuit provided in the Keys TAB





Options to save a "decrypt" version of the polygate circuit that clearly shows key bit inputs - First click BROWSE for file path, then SAVE













Key = 101010100100



Key = 1011010111011110111100100001111111










- Allows generation of variants using the standard/traditional algorithm for logic encryption based on insertion of XOR/NXOR gates and addition of a single key-bit input
- Also known as LOGIC LOCKING



XOR gate







Encrypt Options:

- All gates
- Some # of random gates
- Specific gates
- Basis gate set types for insertion of logic locking :
 - XOR/NXOR
 - XOR/NXOR/AND/OR
- Key Options
 - Key compression
 - Append LSB/MSB mode











 AND trees are essentially multiple-input AND gates that are typically decomposed:









- Inserting AND-tree structures are intended as a countermeasure to SAT-based reasoners by inserting a subcircuit that requires 2ⁿ⁻¹ average evaluation
- The structure can be composed of alternating AND/AND or AND/NAND logic in parallel and then inserted (randomly) into a parent circuit in a semantically preserving manner
- Insertion approach is similar to logic locking where a predetermined 0/1 value produces semantically equivalent functions










AND-Tree Experiments












1) Experiment Setup: Set file and directory information

2) Insert Options:

Insert a Single AND Tree

- Use AND/NAND trees (vs. just balanced AND trees)
- Slider: input size of AND trees (2 to 64 input)



Insert multiple AND trees (Y/N)

- # of TREES
- Generate incremental variants (save variant after each AND tree is inserted, up to the final one)
- Use Random AND Trees: instead of a fixed input size AND tree, use random input size (between 2 to 64)









Reductions:

Equational Reducer

Pattern Based Circuit Reducer


Structural Shaped

Pattern Viewer





Equational Reducer









Instructions:

- 1) Enter equation in valid syntax in the box above
- 2) Syntax rules are found on the syntax tab below
- 3) Press the Check button
- 4) Given valid syntax, several things are created:
 - --> the parse record in text form of the expression
 - --> the Abstract Syntax Tree of the expression
 - --> the semantic truth table of the expression
 - --> the BENCH version of the expression
 - --> BENCH options govern reduction of NOT gates and use of CONSTANT signals

There are two options for reduction:


- ==> Automatic: applies random Boolean logic laws, with one application being called a round
- ==> Manual: applies specific laws to applicable random parts of the equation
- 5) Automatic reduction:
 - ==> Fill in the number of Reduction Rounds, then press the Reduce button
 - ==> Number of rounds is how many random Boolean laws will be applied
- 6) Maximal reduction:
 - ==> To run multiple attempts at reduction and save the optimal, check Maximal Reduction
 - ==> Fill in the # of attempts, then press the Reduce button
- 7) Manual reduction:
 - ==> To apply manual reductions, click the Manual checkbox
 - ==> The possible reductions for the current expression are seen in the list on the right
 - ==> Click on the reduction type and click the Apply button
 - ==> Each reduction will present new options for reduction

Moving between manual and automatic will clear the journal and start at the original expression Typing or modifying the Boolean equation will clear any AST, truth table, or BENCH and need to be rechecked Click the Reset button to clear all panels



Equational Reducer





- Allow Structural will include commutative, associative, simple distributive, and inverse patterns that are possible
- Allow Inverse will include inverse patterns that are possible if no other structural ones are possible
- Allow Distributive will allow complex distributive patterns

Structural patterns include:

ReduceAssociativityType.VAR1_AND_VAR2_AND_VAR3

ReduceAssociativityType.VAR1_OR_VAR2_OR_VAR3

ReduceCommutativityType.VAR1_AND_VAR2

ReduceCommutativityType.VAR1 OR VAR2

Distributive structural patterns include:

ReduceDistributivityType.VAR1 AND VAR2 OR VAR3

ReduceDistributivityType.VAR1 OR VAR2 AND VAR3

Inverse patterns include:

ReduceDeMorganInverseType.NOT_VAR1_AND_NOT_VAR2

ReduceDeMorganInverseType.NOT_VAR1_OR_NOT_VAR2

ReduceDistributivityInverseType.VAR1 AND VAR2 OR VAR1 AND VAR3

ReduceDistributivityInverseType.VAR1 OR VAR2 AND VAR1 OR VAR3







Equations should take the form of:

OUTVAR = EQUATION

- OUTVAR must be of the form: oX => o0, o1, o2, etc.
- EQUATION is a combination of VARIABLES and OPERATORS.
- VARIABLES must be of the form iX => i0, i1, i2, etc.
- VARIABLES are ordered in circuit input by number
- OPERATORS must be one of: '(NOT) +(OR) *(AND) ^(XOR)
- Constant Zeros (0) / Ones(1) are allowed as VARIABLES

General rules:

- At least 1 VARIABLE required (o1 = 0/o1 = 1 not allowed)
- Use parenthesis to clarify logical expressions and precidence

Examples:

Precedence rules:

- Parenthesis have highest precedence
- NOT (') associates to the left before other OPERATORS
- AND (*) associates before OR (+) and XOR (^)
- XOR (^) associates before OR (+)


Example: $00 = i1 + i2' ^ i3 * i4$

is equivalent to: $00 = (i1 + ((i2') ^ (i3 * i4))$

Reducer Experiments













Pre Reduction Views:










Pre Reduction Views:










Post Reduction Views:









Main Option: Automatic vs. Manual



Automated

- # of Reduction Rounds
- Maximal Reduction (Y/N): unlimited rounds until the expression cannot be reduced further


Automated reduction is non-deterministic: Boolean logic laws are applied randomly and thus different results may be obtained depending on the order and specific sequence

There may be multiple statements which can be reduced by the same appropriate logic law: these are also chosen randomly






Example: 10 Reduction Rounds






- Continuing to Click Reduce will produce a new result...
- Example: Same Equation, 10 Reduction Rounds, Different Results (smaller equation)





- Maximal Reduction: # of Attempts
- Each attempt is governed by # of Reduction Rounds




Journal shows the best result of applying logic laws (smallest equation size)

If no attempt can make equation smaller, final equation is the original




- Increasing # of rounds and # of attempts may (or may not) produce better results
- Runtime will increase







 Allowing structured, inverse, and complex distributive expressions may open up alternative reduction sequences that may result in smaller sizes












Example: BENCH circuit selected in text panel



Pass: an application of all reduction algorithm, in some sequene


Complete Reduction: perform reduction rounds until two reduction rounds in a row no longer reduce the number of gates in the circuit







Options:





















After selecting REDUCE:







After selecting REDUCE:




The currently implemented circuit reducer is based on pattern matching, with a view toward *early* implementations of the CORGI algorithm and the manner in which it accomplished polymorphic variation

In this example, the I/O space is tractably enumerable and normal logic synthesis would normally be used to reduce such a circuit to its smallest form: the benefits of pattern matching are most notable in larger circuits when standard synthesis techniques are not practical





Any single pattern reduction algorithm can be applied to a circuit



Reduction Type: BUFFER

Total Patterns Reduced: 7 Total Time: 0d:0h:0m:0s:10 % Size Reduction: 5.07 % Level Reduction: 2.33



Buffer Gates Reduced: 0 Buffer Gate Pattern 1 Reduced: 4 Buffer Gate Pattern 2 Reduced: 3

Buffer Gates Time: 0d:0h:0m:0s:0 Buffer Gate Pattern 1 Time: 0d:0h:0m:0s:10 Buffer Gate Pattern 2 Time: 0d:0h:0m:0s:0

Original Circuit:


[Size = 138]
[Depth = 43]
[Avg Fan In = 1.7172]
[Avg Fan Out = 1.7172]
[Max Fan In = 2]
[Max Fan Out = 10]
[Max Nodes Per Level = 9]
[AND=21 OR=29 XOR=23 NAND=7 NOR=19 BUFFER=0 NOT=19]

Reduced Circuit:

[Size = 131]
[Depth = 42]
[Avg Fan In = 1.7035]
[Avg Fan Out = 1.7035]
[Max Fan In = 2]
[Max Fan Out = 10]
[Max Nodes Per Level = 9]
[AND=18 OR=25 XOR=23 NAND=7 NOR=19 BUFFER=0 NOT=19]







The viewer shows the definition for all structural and shaped pattern circuits used in reduction algorithms



























Random Circuits:

Random Circuit Generator

Random Equivalent Generator (Merged Signature)

Random Equivalent Generator (Full Signature)









Single Circuit Mode

Walkthrough:

- 1) Choose inputs
- 2) Choose outputs
- 3) Choose size (# of gates)
- 4) Choose max fan-in
- 5) Guarantee # of outputs
- 6) Generate truth table (recommended for small I/O)
- 7) Pick basis set
- 8) Select GENERATE












Batch Mode



Walkthrough:


- 1) Choose a save directory
- Choose if you also want to save image or graphml files (in addition to BENCH)
- 3) Choose for loop constraints:
- Input Size (FROM/TO)
- Output Size (FROM/TO)
- Gate Size (FROM/TO)
- Iterations (how many of each random circuit should be generated)
- 4) Choose max fan-in
- 5) Guarantee # of outputs
- 6) Generate truth table (recommended for small I/O)
- 7) Pick basis set
- 8) Select GENERATE







Batch Mode








This option does not require a selected BENCH circuit to be loaded first

Load an original circuit first











Select P' tab, choose generation options, and select generate







Continuing to hit GENERATE will create another variant:




Generating Output #: 3	Random Circuits Generated: 31	Elapsed Time: 00h: 00m: 00s	
Inputs: 2 Outputs: 4	Gates: 5 Max Fan In:	2 Max Attempts: 100000	Smart Random Increment: 50
Basis Set: 🕡 AND 🕡	OR V NAND V NOR V XOF	R NXOR NOT BUFFER	Debug Debug All Choices
			GENERATE





Merged Signature Random Circuits:

These circuits are created by generating an equivalent random circuit for each OUTPUT of the original circuit, and then MERGING those individual circuits into a single circuit




2 input / 1 output / X gate circuits





This option does not require a selected BENCH circuit to be loaded first

Load an original circuit first, then switch to P' tab











Full Signature Random Circuits:

These circuits are created by generating random circuits that match the entire input/output size of the original circuit. Generation continues until a circuit with a matching signature is generated OR max generation attempts are reached.



Full Signature = 1111111001101111

20 gate variant




In general, size has to be adjusted for a reasonable possibility of generating the maximum range of signatures






Full Signature = 1111111001101111



```
00 | 1122
01 | 8901
----
00 | 1101
01 | 1111
10 | 1111
11 | 1001
```

6 gate variant



Tradeoff with merged vs full signature is that it may take longer or max generation attempts may be reached using the full signature approach: however, the merged signature approach generates larger circuits








1. File->Open->PLA

PLA formats come from supported files used by the original SIS system

1. PLA format - Programmable Logic Array

Given a circuit, how do we describe it in the PLA format?

Consider the following circuit.



In the above circuit,

- 1. Note the number of inputs, it is 4. (a,b,c,d) {Specified by ".i"}
- 2. Note the number of outputs, it is 2. (f, f1) {Specified by ".o"}

So, in the pla file we write



Naming the inputs and outputs

3. We define the names of the wires in the input.

For the above circuit it is a, b, c, d

4. We define the names of wires in the output.

For the above circuit it is f, f1



Giving the Truth Table

After specifying the inputs and outputs, we specify the truth table of the circuit. The number of terms in the truth table is represented by ".p" in the pla file.

Α	В	С	D	F	F1
1	1	-	-	1	0
-	-	1	1	1	0
1	1	1	1	1	1

For the above truth table, the last 4 lines in the following snapshot have been added:











Example PLA file (.pla)







Example PLA file (.pla)







Example PLA file (.pla)



```
c17 [PLA] C17pla [BENCH]
   fulladder [PLA]
# 5 inputs
# 2 outputs
# 5 inverters
# 0 buffers
# 0 constant1
# 0 constant0
# Total gates: 25
# Intermediate nodes: 30
    ANDs: 23
     ORs: 2
    XORs: 0
    NANDs: 0
    NORs: 0
    NXORs: 0
     DFF: 0
```









1. File->Open->DIMACS

- DIMACS files are used to store undirected graphs and is a standard format to SAT solvers
- CNF extension implies Conjunctive Normal Form format

The basic input format is as follows. At the top you can have comment lines that start with a c, like this:

```
c This line is a comment.
```

Then comes the problem line, which starts with a p and then says how many variables and clauses there are. For instance, here is a problem line that says this is a CNF problem with 3 variables and 4 clauses:

```
p cnf 3 4
```

Finally the clauses are listed. Each clause is represented as a list of numbers like 3 and -42. A positive number like 3 represents a positive occurrence of variable 3. A negative number like -42 represents a negated occurrence of variable 42.

The number 0 is treated in a special way: it is not a variable, but instead marks the end of each clause. This allows a single clause to be split up over multiple lines.


```
quinn.cnf
 cnf 16 18
     -16
     -14
 9
      10
     -10 0
-10
     -11
 10
11
13
14
     -15
15
      16
```

DIMACS



Use Case: Loading and Convert DIMACS File











- 1) Generate BENCH
- 2) BROWSE to choose filepath for BENCH text
- 3) SAVE BENCH to write BENCH text






Use Case: Loading and Convert DIMACS File






SatGraf community viewer: 4 layout options and 3 community formats





Save image of SatGraf




Use Case: Loading and Convert DIMACS File













Tool Interfaces







Espresso: version #2.3, Release date 01/31/88

- Computer program uses heuristic and specific algorithms for efficiently reducing complexity of digital electronic gate circuits
- Copyright 1988 1983 by the Regents of the University of California
- Part of the Octtools package for IC design developed at University of California, Berkeley
- Richard Rudell published variant Espresso-MV in 1986 under paper Multiple-Valued Logic Minimization for PLA Synthesis.
- PET uses ESPRESSO in native Windows format for logic and PLA minimization

For more information see:

https://embedded.eecs.berkeley.edu/pubs/downloads/espresso/index.htm

misII / MIS: release #2.2(AC)

- Algorithmic multi-level logic synthesis and minimization program
- Starts from combinational logic macro-cell and produces optimized set of logic equations which preserves input-output behavior of the macro-cel
- Has algorithms for minimizing area required to implement the logic equations
- Has technology mapping step to map a network into a user specified cell library
- Part of the Octtools package for IC design developed at the University of California, Berkeley
- Copyright 1988 1983 by the Regents of the University of California
- PET uses misII in native Windows format for gate synthesis in several algorithms.

For more information see:

https://embedded.eecs.berkeley.edu/pubs/downloads/octtools/index.htm





ABC: version 1.01 (compiled Feb 13 2011 19:06:26)

- Software system for synthesis and verification of binary sequential logic circuits appearing in synchronous hardware designs
- Combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification
- Copyright (c) The Regents of the University of California. All rights reserved.
- PET uses ABC for synthesis and processing of PLA and BLIF files as well as logic minimization and synthesis. PET also provides a graphical console interface for executing ABC scripts.

For more information see:

http://people.eecs.berkeley.edu/~alanmi/abc/

JDD: build 104, Feburary 2012

- A pure Java BDD and Z-BDD library java implementation of decision diagram library inspired by BuDDy (BDD package written in C)
- Includes support for Zero-suppressed BDD
- Written by Arash Vahidi who provides software for use in academic projects
- PET uses a modified version of the JDD library build 104, Feburary 2012, for generation and visualization of BDDs. Binary Decision Diagrams (BDDs) are used in formal verification, CSP and optimization..

For more information see:

https://bitbucket.org/vahidi/jdd/wiki/Home





Z3 (version)

- The Satisfiability Modulo Theories (SMT) Solver Z3 supports the SMTLIB format. It is a theorem prover from Microsoft Research.
- Licensed under the MIT license.
- PET uses the native z3 Java library and Windows DLL for deriving models of single-output Boolean function circuits.

For more information see:

https://github.com/Z3Prover/z3/wiki

If you would like to see how z3 was used to solve a hardware-based CTF challenge see:

https://liveoverflow.com/minetest/





SATGraf (version 0.2)

- Allows visualization of Boolean SAT instances in **DIMACS** format. It's
 primary purpose was to view the evolution of the structure of a
 Boolean SAT formula in real time as it is being processed by a conflictdriven clause-learning (CDCL) solver.
- The tool is parametric, allowing the user to define the structure to be visualized. In particular, the tool can visualize the community structure of real-world Boolean satisfiability (SAT) instances and their evolution during solving.
- Such visualizations have been the inspiration for several hypotheses about the connection between community structure and the running time of CDCL SAT solvers, some which we have already empirically verified.
- For more information see:

https://www.swmath.org/software/14761

SATGraf was integrated partially into PET using the open source location at:

https://bitbucket.org/znewsham/satgraf/src/master/





Sat4j (version)

- Sat4j is a java library for solving Boolean satisfaction and optimization problems. It can solve SAT, MAXSAT, Pseudo-Boolean, Minimally Unsatisfiable Subset (MUS) problems.
- Being in Java, the promise is not to be the fastest one to solve those problems (a SAT solver in Java is about 3.25 times slower than its counterpart in C++), but to be full featured, robust, user friendly, and to follow Java design guidelines and code conventions (checked using static analysis of the source code).
- The library is designed for flexibility, by using heavily the decorator and strategy design patterns.
- Sat4j is open source, under the dual business friendly Eclipse Public License and academic friendly GNU LGPL license.
- For more information see:

http://sat4j.org/





yFiles for Java (version)

- PET utilizes the yWorks graph library, which is a Java-based toolkit for graph manipulation and visualization.
- The primary LogicCircuit class in PET uses the Graph2D object as its core functionality for graph network operations.
- PET can export graphics in native JPG format as well as graphml, which is the native format supported by the yEd graph editor program, made by yWorks.
- You can download yEd viewer for graphml files at: https://www.yworks.com/

