

PROGRAM ENCRYPTION TOOLKIT

GRAPHICAL USER INTERFACE (PETGUI)

Release 2.6





PET graphical user interface (GUI) is a front-end to the Java-based Program Encryption Toolkit (PET).

Its primary purpose is to support visualization and analysis of information related to obfuscation and deobfuscation of digital logic circuits defined at the (netlist) gate-level.


It also provides a rich set of features for generating information about digital logic circuits themselves in terms of function, form, cryptographic properties, structure, and visualization.



- Download and expand the entire PETGUI folder (ZIP), decompress and put it in a location of your choosing
- Put the PETGUI folder in a path that does not use spaces... this will prevent errors with some third party tools
- PETGUI has not been checked for compatibility with versions of Java below 7.X and should be compatible with any Java version below 16.X
- PETGUI is packaged as an executable JAR
 - If you have a compatible JRE installed, double-click **PETGUI.jar**
 - If you don't have a compatible JRE, PETGUI comes with a default Java runtime environment (JRE): run **PETGUI.bat**
- No other installation should be required beyond this




- Although PETGUI could run under Linux or MacOS, the native tool libraries that are currently used are Windows binaries. As such, PETGUI is configured currently to run under Windows.
- Given research interest and partnership, a version of PETGUI for LINUX can be developed and released





- For developers, the PET Javadoc API can be found in a separate ZIP download.
- A default JVM is provided, so no prior Java installation is required.
- Several folders are provided with samples, testcases, and reference component and library circuits.
- Because some tools that are used by PET are in native Windows format and there are no pure Java alternatives to them, PET is configured to run on Windows. The **tooloutputs** is used as temporary folder for several file-based operations used by Espresso, misII, and ABC.
 - This folder can be emptied on a regular basis
- PET is distributed as an executable JAR compatible with pre-Java 16 environments. A Batch file is provided to run the JRE from the provided folder.





- Supports basic research into adversarial analysis and obfuscation of logic circuits
- GUI provides visible functionality for research and experimentation
- Over 15 years of research
 - Master's student research code
 - Code base underwent refactoring 2012-2016
- Provides visualization support for experiments and studies in polymorphic variation and circuit protection
- Provides basic functionality for logic circuit design and analysis



2006
FSU

Enhanced Mobile Agent Security (McDonald)

2008
AFIT


Algorithms for White-box Obfuscation Using Randomized Subcircuit Selection and Replacement (Norman)
Obfuscation Framework Based on Functionally Equivalent Combinatorial Logic Families (James)
Software Obfuscation with Symmetric Cryptography (Lin)
Sub-Circuit Selection and Replacement Algorithms Modeled as Term Rewriting Systems (Simonaire)

2009

Characterizing Component Hiding Using Ancestral Entropy (Williams)
Removing Redundant Logic Pathways in Polymorphic Circuits (Kim)

2010

Deterministic Component Hiding Using Identification and Boundary Blurring Techniques (Parham)
Deterministic, Efficient Variation of Circuit Components to Improve Resistance to Reverse Engineering (Korane)



1 UG Thesis
9 Masters Theses
2 Doctoral Theses

3 Grants (AFOSR, AFIT, AFRL)
5 Journal Articles
22 Conference/Workshop Papers
9 Workshops ~

2017
USA

Digital Logic Protection Using Functional Polymorphism (Forbes)

2019

Analyzing Program Protection Using Software Based Hardware Abstraction (Manikyam)
Deterministic Polymorphic Circuit Generation Using Boolean Logic Representation (Stroud)



- PETGUI uses the following tool interfaces (see the Appendix for more information on each tool)
 - **ESPRESSO version #2.3 (native C binary) – synthesis**
 - **misII release #2.2 (native C binary) – synthesis**
 - **ABC version 1.01 (native C binary) – synthesis**
 - **JDD build 104, February 2012 (fully Java) – BDD**
 - **Z3 (Java, with Windows DLL) – SAT solver**
 - **SATGraf version 0.2 (fully Java) – SAT visualization**
 - **Sat4J (fully Java) – SAT solver**
 - **yFiles v2.11.0.2 (fully Java) – graph visualization**

- PET uses ISCAS BENCH format as the native format for logic circuit netlists

= comment
Can appear anywhere
End of line or whole line

{ # 5 inputs
2 outputs
0 inverters
6 gates (6 NANDs)

INPUTS:
In MSB ordering
At least 1

{ INPUT(1)
INPUT(2)
INPUT(3)
INPUT(6)
INPUT(7)

OUTPUTS:
In MSB ordering
At least 1

{ OUTPUT(22)
OUTPUT(23) ←

A distinguished
intermediate
GATE-ID

INTERMEDIATE GATES:
GATE-ID1 = GATE-TYPE (GATE-ID2, GATE-ID3, ...)
String or Integer ID supported
Multi-fanin supported

10 = NAND(1, 3)
11 = NAND(3, 6)
19 = NAND(11, 7)
16 = NAND(2, 11)
22 = NAND(10, 16)
23 = NAND(16, 19)

Use ***.bench.txt** for all file BENCH file extensions

- Basic Types

- INPUT
- OUTPUT
- AND
- NAND
- OR
- NOR
- XOR
- NXOR (XNOR)
- NOT
- BUFFER (BUFF)


- Extended types

- Constants
 - CONST0
 - CONST1
- Sequential gates:
 - DFF
 - JKFF
 - SRFF
 - TFF

- At least 1 INPUT
- At least 1 OUTPUT



- No more than 1 CONST0
- No more than 1 CONST1



- *String* gate names are **case-sensitive**

INPUT (1)
input (B)

#comment
output (3)

gate1 = aND(1,B)

#comment

GATE1 = AND(1,gate1)


gAtE1 = or(gate1,GATE1)

3=xnor(gate1,gAtE1) # end of line comment

#comment

Primary Menu

BENCH and functional panels



Circuit Information and Visualization

Console

BENCH operations:

Compile (validate)
View Graph/Schematic/Image
Simulate
Truth/State Table and State Diagram
MROBDD/Binary Decision Diagrams
Implicants/Terms
KMAP
Canonical formulas
Functional Equivalence (TT, BDD, ABC)

Utilities:

Permutation Circuits
Random Circuit
Selections
IO Permutations
ABC Console

Reductions:

Equational Reducer
Circuit Reducer
Structural Pattern Reducer
Shaped Pattern Reducer
Pattern Viewer
Pattern Finder

Components:

Circuit Partitioner
Subgraph Enumeration
Semantic Component ID
Structural Component ID
Module Library

CIRCLIB:


Static circuit library
and analysis

Edit:

Copy/Cut/Paste
Undo/Redo

Circuit Builders:

- 1) Canvas
- 2) TT
- 3) Equation



File:

New
Open:
1) BENCH
2) DIMACS
3) PLA
Close/Close All
Save/Save As/Save All
Export

Generate from BENCH:

PLA
VHDL
UW
BLIF
misll
ABC
z3
DIMACS

Transforms:

Concat
Merge
Merge Common Input
Decompose mutli-fanin
Decompose XOR
Decompose function
Transform Basis
Transform SOP/POS/RSE/AIG
Transform Espresso
Transform misll
Transform ABC
Transform Tseytin

Obfuscating Variations:


Iterative Selection/Replacement
Boundary Blur
Component Fusion
Component Encryption
Program Encryption
Polymorphic Gates
Logic Encryption

Library Circuits

Basic components
- Gates
- Adders/Subtractors
- Multipliers ISCAS-85
- Decoders ISCAS-89
- Encoders ITC-99
- MUX/DEMUX PLA
- Comparators BLIF
- Polygates



- Load/edit/create text BENCH files
- Compile combinational / sequential
- View circuit graph / generate circuit images
- Generate truth tables
 - Input Vectors for large input sizes
- Generate reduced minterms/PLA/BLIF formats
- Generate KMAP
- Generate structural VHDL and equational Verilog
- Generate binary decision diagrams (BDT, OBDD, ROBDD, MROBDD)
- Generate Boolean expression trees and formula
- Generate canonical standard forms
- Simulate circuit execution
- Perform cryptographic Boolean function analysis




1. Load and Analyze BENCH File
2. Create New BENCH File (Text)
3. Create New BENCH File (Visual)
4. Create New BENCH File (Truth Table)
5. Create New BENCH File (Equation)
6. Create/load a Pre-defined BENCH Component
7. Export a BENCH File in Different Formats
8. Transform BENCH File into Different Forms
9. Analyze Subcircuit Component Information
10. Analyze Cryptographic Boolean Properties
11. Perform Polymorphic Circuit Transformations
12. Reduce a Circuit
13. Generate and Analyze Random Circuits
14. Load and Convert PLA File
15. Load and Convert DIMACs File



- Opening BENCH file
- Compiling (syntax checking)
- View Graph
- View Image
- View Schematic
- Generate truth table
- Generate implicants
- Generate binary decision diagrams (BDDs)
- Generate Boolean expression trees
- Comparing equivalence: Truth table, BDD, ABC
- Generating PLA
- Generating UW formats
- Generating VHDL
- Generating BLIF
- Generating misII information
- Generating ABC functions
- Generating z3 Model
- Generating DIMACS Model
- Generating KMAP
- Generating Normal Form equations (DNF, CNF, ANF)
- Simulating the circuit




1. File->Open->BENCH File



Sample circuit directory included




2. BENCH->Compile Combinational (Cntrl+B)



You must know whether the BENCH file is sequential or not:
Has loops and/or contains FF gates



On successful compile: statistics are displayed



The screenshot shows the Program Encryption Toolkit interface. The left pane displays statistics for the circuit 'c17c17adder [BENCH]'. The right pane shows the circuit's internal components and inputs/outputs. The bottom pane is the Console, which displays the same statistics as the left pane, indicating a successful compile.

Statistics (Left Pane):

```
Number of inputs: 10
Number of outputs: 3
Number of constant1: 0
Number of constant0: 0
Intermediate gates: 24
ANDs: 4
ORs: 2
XORs: 4
NANDs: 12
NORs: 0
NXORs: 0
BUFFERS: 0
NOTs: 2
DFF: 0
JKFF: 0
TFF: 0
SRFF: 0
Circuit Depth: 9
Size of Largest Level: 10
Size of Largest Intermediate Level: 4
Maximum Fan-In: 2
Maximum Fan-Out: 3
Average Fan-In: 1.9
Average Fan-Out: 1.5

Level[0] Size =10
Level[1] Size =4
Level[2] Size =4
Level[3] Size =4
Level[4] Size =2
Level[5] Size =4
Level[6] Size =2
Level[7] Size =1
Level[8] Size =2
Level[9] Size =1
Level[10] Size =3

Level[0]: 2 0 4 3 5 7 1 6 8 9
Level[1]: 10 13 12 11
Level[2]: 17 15 16 14
Level[3]: 18 21 19 20
Level[4]: 22 23
Level[5]: 26 25 27 24
Level[6]: 28 29
Level[7]: 30
Level[8]: 31 32
Level[9]: 33
Level[10]: 35 36 34
```

Circuit Components (Right Pane):

```
#
# 10 inputs
# 3 outputs
# 2 inverters
# 0 buffers
# 0 constant1
# 0 constant0
#
# Total gates: 22
# Intermediate nodes: 24
# ANDs: 4
# ORs: 2
# XORs: 4
# NANDs: 12
# NORs: 0
# NXORs: 0
# DFF: 0
# JKFF: 0
# TFF: 0
# SRFF: 0
#
INPUT(0)
INPUT(1)
INPUT(2)
INPUT(3)
INPUT(4)
INPUT(5)
INPUT(6)
INPUT(7)
INPUT(8)
INPUT(9)

OUTPUT(31)
OUTPUT(25)
OUTPUT(33)
```

Console (Bottom Pane):

```
OK: 0
TFF: 0
SRFF: 0
Circuit Depth: 9
Size of Largest Level: 10
Size of Largest Intermediate Level: 4
Maximum Fan-In: 2
Maximum Fan-Out: 3
Average Fan-In: 1.9
Average Fan-Out: 1.5
```

Compile errors appear in the Console

3. BENCH->View Graph

Mouse scroll wheel = zoom in/out

Graph

Visual

Zoom in / Zoom out

Fit+Recenter

Save Image

Print

Graph layout options

General color scheme:
Light = positive logic
Dark = negative logic

Node Gate Key

Visual

Stats Visual Function Form Graph Schematic Image

c17c17adder [BENCH]

```
#
# 10 inputs
# 3 outputs
# 2 inverters
# 0 buffers
# 0 constant1
# 0 constant0
#
# Total gates: 22
# Intermediate nodes: 24
#
# ANDs: 4
# ORs: 2
# XORs: 4
# NANDs: 12
# NORs: 0
# NXORs: 0
# DFF: 0
# JKFF: 0
# TFF: 0
# SRFF: 0
#
INPUT(0)
INPUT(1)
INPUT(2)
INPUT(3)
INPUT(4)
INPUT(5)
INPUT(6)
INPUT(7)
INPUT(8)
INPUT(9)

OUTPUT(31)
OUTPUT(25)
OUTPUT(33)
```

Console

```
SKR: 0
Circuit Depth: 9
Size of Largest Level: 10
Size of Largest Intermediate Level: 4
Maximum Fan-In: 2
Maximum Fan-Out: 3
Average Fan-In: 1.9
Average Fan-Out: 1.5

Callback: [viewgraph]
Orientation Type: HIEARCHICAL
```

INPUT OUTPUT CONST NOT BUFFER AND OR XOR NOR NOR FF








4. BENCH->View Image

The screenshot shows the 'View Options' dialog box with the following settings and annotations:

- Layout Type:** Hierarchical (selected), Organic, Circular. *Annotation: Graph layout type*
- Gate text:** Name (selected), ID. *Annotation: Show gate ID or gate Name in image*
- Open Dialog Window:** ☐. *Annotation: ALSO, open in a dialog window*
- Width:** [Field] *Annotation: Custom height/width OR Fit to window*
- Height:** [Field]
- Fit Window:** ☐
- Hierarchical Section:**
 - Orientation:** TOP to BOTTOM
 - Layering:** HIERARCHICAL TOPMOST
 - Style:** MEDIAN SIMPLEX
 - Routing:** ORTHOGONAL
 - Bend:** [Field]
 - Min Node:** [Field]
 - Min Layer:** [Field]
 - Min Edge:** [Field]
 - First Segment:** [Field]
 - Max Duration:** [Field]
 - Same Layer Edge:** ☐
- Layout options per type:**
 - ☐ Core
 - ☒ Label
 - ☐ Sketch
 - ☒ Component
 - ☒ Self Loop
 - ☒ Orientation
 - ☒ Parallel Edge
 - ☐ Hide Node
 - ☒ Subgraph
 - ☐ False Crossings
- Buttons:** Cancel, View Image. *Annotation: Common layout options*



Basic Layout Types:




Hierarchical

Organic

Circular

Right click support for
image panels to save to file




5. BENCH->View Schematic


Mouse scroll wheel = zoom in/out

1. Click Full to bring up a full-size image

1. Choose orientation (HOR/VER)
2. Click Change



2. Right-click to save image from dialogue



6. BENCH->Generate Truth Table


Semantic Truth Table:

Show only inputs and output

NOTE: This generation is $O(2^n)$ as it is based on all truth table rows, unless input vectors are used

Full Truth Table:

Show inputs, outputs, intermediate gate values



Number of input vectors:

$\leq 2^n$, $n = \# \text{ inputs}$

Input Vector: if selected, generates only a partial number of inputs and shows only those outputs (and intermediate results)

Truth Table: FULL, with input vector set

MSB

INTERMEDIATE gate signals

OUTPUT ports do not show up in BENCH text


The screenshot displays the Program Encryption Toolkit interface. The main window shows a truth table for a circuit. The truth table has 34 columns, with the first 33 columns representing inputs and the 34th column representing the output. The truth table is divided into three sections: the first 10 columns represent the first 10 input bits, the next 10 columns represent the next 10 input bits, and the last 14 columns represent the final 14 input bits. The output column is the 34th column. The truth table is labeled 'TT' in the top left corner. The circuit components are listed on the right side of the window. The components include: INPUT(3), INPUT(4), INPUT(5), INPUT(6), INPUT(7), INPUT(8), INPUT(9), OUTPUT(31), OUTPUT(25), OUTPUT(33), 10=NAND(5,7), 11=NAND(2,3), 12=NAND(0,2), 13=NAND(8,7), 14=NAND(11,4), 15=NAND(9,13), 16=NAND(1,11), 17=NAND(6,13), 18=NAND(10,17), 19=NAND(12,16), 20=NAND(16,14), 21=NAND(17,15), 22=XOR(20,21), 23=XOR(19,18), 24=AND(15,22), 25=XOR(15,22), 26=NOT(22), 27=NOT(23), 28=AND(21,26), 29=AND(18,27), 30=OR(24,28), 31=XOR(23,30), 32=AND(23,30), 33=OR(29,32). The circuit components are labeled 'C17c17adder [BENCH]' in the top right corner. The console window at the bottom shows the following text: 'spaceimage(): image se', 'Callback: [tt]', 'Partial Semantic Truth T', 'Callback: [viewschematic]', 'Callback: [changeSchemat]', 'Callback: [changeSchemat]', 'Callback: [fullSchematic]', 'Callback: [fullSchematic]', 'Callback: [fullSchematic]', 'Callback: [tt]', 'Partial Full Truth Table'.

MSB: The first INPUT designation corresponds to the first INPUT bit of the truth table

34 ---> OUTPUT(31)
35 ---> OUTPUT(25)
36 ---> OUTPUT(33)

One set of **INPUT** values, corresponding **intermediate gate** values, and circuit **OUTPUT** values

Input Vector



Vectors used to generate truth table

Prime Implicants

Input Vector tab

Right click for text panels: you can save any text to a file, do standard copy or cut/paste for editable text panels

Truth Table tab

7. BENCH->Implicants/Terms

The screenshot shows the 'Program Encryption Toolkit' window. The 'Function' tab is selected, displaying a truth table (TT) for the BENCH function. The truth table is in a standard tabular format produced by ESPRESSO reduction. The output is shown in two sections: 'OUTPUT = 0' and 'OUTPUT = 1'. The 'OUTPUT = 0' section contains 33 lines of data, and the 'OUTPUT = 1' section contains 33 lines of data. The 'Console' window at the bottom shows the output of the analysis, including the truth table and the list of prime implicants.

Function

TT

Standard tabular format produced by ESPRESSO reduction

Prime Implicants Tab



8. BENCH->MROBDD

Multi-Rooted Binary Decision Diagram

NOTE: This method generates BDDs based on the JDD toolkit and derives structure based on the circuit structure itself, not the truth table

This option can handle circuit with input > 30, but realistically less than 40

```

c17c17adder [BENCH]
INPUT(3)
INPUT(4)
INPUT(5)
INPUT(6)
INPUT(7)
INPUT(8)
INPUT(9)

OUTPUT(31)
OUTPUT(25)
OUTPUT(33)

10=NAND(5,7)
11=NAND(2,3)
12=NAND(8,2)
13=NAND(8,7)
14=NAND(11,4)
15=NAND(9,13)
16=NAND(1,11)
17=NAND(6,13)
18=NAND(10,17)
19=NAND(12,16)
20=NAND(16,14)
21=NAND(17,15)
22=XOR(20,21)
23=XOR(19,18)
24=AND(15,22)
25=XOR(15,22)
26=NOT(22)
27=NOT(23)
28=AND(21,26)
29=AND(18,27)
30=OR(24,28)
31=XOR(23,30)
32=AND(23,30)
33=OR(29,32)
        
```

Console

```

Callback: [changeSchematicView]
Callback: [changeSchematicView]
Callback: [fullSchematicView]
Callback: [fullSchematicView]
Callback: [fullSchematicView]
Callback: [tt]
Partial Full Truth Table
Callback: [primes]
Callback: [jbdd]
Node size: 33978
Cache Size: 50000
        
```



9. BENCH->Decision Trees

NOTE: This approach is $O(2^n)$ as it is based on the full truth table, but is useful for illustrating BDD reduction on smaller functions


4 Main Types:

Per Single Output (must be chosen):

- 1-Binary Decision Tree
- 2-Binary Decision Diagram (BDD)
- 3-Reduced Ordered BDD (ROBDD)

Shows all Outputs:


- 4-Multi-Rooted ROBDD (MROBDD)




Decision Tree Types:

Note: for >5 inputs, these diagrams may be extremely large

Zoom, Magnifier, Save Image, and Print options




Decision Tree Types:




Decision Tree Types:

Reduced Ordered Binary Decision Diagram (ROBDD) for OUTPUT(31) / Index 0



Decision Tree Types:



10. BENCH->Boolean Expression Tree

The screenshot displays the 'Program Encryption Toolkit' interface. The main window shows a complex Boolean expression tree with nodes represented by colored squares (red, green, blue, yellow) connected by lines. The tree is rooted at the top and branches out into multiple levels of logic operations. To the right of the tree, a list of logic equations is shown, including inputs (INPUT(3) through INPUT(9)), outputs (OUTPUT(31), OUTPUT(25), OUTPUT(33)), and various logic gates (NAND, XOR, AND, OR, NOT) applied to specific input and output values. At the bottom of the window, a text area contains a long string of logic equations, with an arrow pointing to it from the text 'This string can be used in Logic Friday (copy/paste)'. A yellow callout box on the left side of the tree contains the text: 'NOTE: This method will be refactored eventually to use ABC for factoring and equations'. Another yellow callout box on the right side of the equations list contains the text: 'Standard Boolean logic equation'. A third yellow callout box at the top right contains the text: 'Boolean expression tree of equation for circuit, based on gates'.

NOTE: This method will be refactored eventually to use ABC for factoring and equations

Boolean expression tree of equation for circuit, based on gates

Standard Boolean logic equation

This string can be used in Logic Friday (copy/paste)



11. BENCH->Compare TT

The screenshot shows the Program Encryption Toolkit interface. The main window displays a circuit diagram on the left and a truth table comparison on the right. The circuit diagram is a 17-bit adder. The truth table comparison shows two semantic truth tables, A and B, which are identical. The interface includes a menu bar (File, Edit, BENCH, Transform, Build, Components, Variations, Reductions, Libraries, Random Circuits, CIRCLIB, Help) and a toolbar with icons for Stats, Visual, Function, Form, Graph, Schematic, and Image. The BENCH file is loaded from a local path, and the comparison is performed using the 'Compare' button. The console window at the bottom shows the results of the comparison, including the number of inputs, outputs, gates, and nodes, as well as the number of vectors and bits used.

Can use input vector (partial) truth table for comparisons: for larger circuits, you can generate a new random vector set

Specifying the same circuit should obviously always be equivalent

Specify another BENCH file to compare semantic equivalence to

Semantic Truth Table A

Inputs	Outputs
0000000000	333
0123456789	456
0000010000	010
0000010011	010
0000011010	001
0000011110	110
0000011111	110
0000101011	001
0000101110	100

Semantic Truth Table B

Inputs	Outputs
0000000000	333
0123456789	456
0000010000	010
0000010011	010
0000011010	001
0000011110	110
0000011111	110
0000101011	001
0000101110	100

Console Output:

```

Maximum Fan-In: 2
Maximum Fan-Out: 3
Average Fan-In: 1.9
Average Fan-Out: 1.5

dialog: generateiv
dialog: compare
docompare()
useIV selected
numvectors: 100
numbits: 10
    
```



12. BENCH->Compare BDD

Program Encryption Toolkit

File Edit BENCH Transform Build Components Variations Reductions Libraries Random Circuits CIRCLIB Help

c17c17adder [BENCH] c17c17adder[COMPARE-BDD]

A: C:\Users\Todd\Documents\apetgui\c17c17adder\c17c17adder.bench.txt

```
#
# 10 inputs
# 3 outputs
# 2 inverters
# 0 buffers
# 0 constant1
# 0 constant0
#
# Total gates: 22
# Intermediate nodes: 24
```

Binary Decision Diagram A

B: C:\Users\Todd\Documents\apetgui\c17c17adder\c17c17adder.blur.bench.txt

```
#
# 10 inputs
# 3 outputs
# 29 inverters
# 0 buffers
# 0 constant1
# 0 constant0
#
# Total gates: 203
# Intermediate nodes: 232
```


Binary Decision Diagram B

Console

```
Maximum Fan-In: 3
Maximum Fan-Out: 15
Average Fan-In: 1.9
Average Fan-Out: 1.9
dialog: compare
```



13. BENCH->Compare ABC





Names may affect equivalence based on permuted input/output


Same comparison circuit

Ignore Names = true

Ignore Names = false



14. Generate ->Generate PLA



Form

PLA

Standard ESPRESSO (unreduced) PLA format

```
.i 10
.o 3
.ilb i1 i2 i3 i4 i5 i6 i7 i8 i9 i10
.ob o11 o12 o13
0000000000 010
0000000001 010
0000000010 010
0000000011 010
0000000100 010
0000000101 010
0000000110 010
0000000111 010
0000001000 001
0000001001 110
0000001010 001
0000001011 110
0000001100 001
0000001101 110
0000001110 010
0000001111 010
0000010000 010
0000010001 010
0000010010 010
0000010011 010
0000010100 110
0000010101 110
0000010110 110
0000010111 110
0000011000 001
0000011001 110
0000011010 001
0000011011 110
0000011100 001
0000011101 110
0000011110 110
0000011111 110
0000100000 100
0000100001 100
0000100010 100
0000100011 100
0000100100 100
0000100101 100
0000100110 100
0000100111 100
0000101000 011
0000101001 001
0000101010 011
0000101011 001
```

```
#
INPUT(0)
INPUT(1)
INPUT(2)
INPUT(3)
INPUT(4)
INPUT(5)
INPUT(6)
INPUT(7)
INPUT(8)
INPUT(9)

OUTPUT(31)
OUTPUT(25)
OUTPUT(10)

10=NAND(5,7)
11=NAND(2,3)
12=NAND(0,2)
13=NAND(8,7)
14=NAND(11,4)
15=NAND(9,13)
16=NAND(1,11)
17=NAND(6,13)
18=NAND(10,17)
19=NAND(12,16)
20=NAND(16,14)
21=NAND(17,15)
22=XOR(20,21)
23=XOR(19,18)
24=AND(15,22)
25=XOR(15,22)
26=NOT(22)
27=NOT(23)
28=AND(21,26)
29=AND(18,27)
30=OR(24,28)
31=XOR(23,30)
32=AND(23,30)
33=OR(29,32)
```

Console

```
decompile()
Node size: 33978
Cache Size: 50000
Node size: 33978
Cache Size: 50000
Callback: [pla]
```



15. Generate ->Generate VHDL

Form

```

library IEEE;
use IEEE.std_logic_1164.all;
entity c17c17adder is
  port (
    in0 : in Std_Logic;
    in1 : in Std_Logic;
    in2 : in Std_Logic;
    in3 : in Std_Logic;
    in4 : in Std_Logic;
    in5 : in Std_Logic;
    in6 : in Std_Logic;
    in7 : in Std_Logic;
    in8 : in Std_Logic;
    in9 : in Std_Logic;
    out31 : out Std_Logic;
    out25 : out Std_Logic;
    out33 : out Std_Logic);
end c17c17adder;

architecture c17c17adder_arch of c17c17adder is
  signal wire10 : std_logic;
  signal wire13 : std_logic;
  signal wire12 : std_logic;
  signal wire11 : std_logic;
  signal wire17 : std_logic;
  signal wire15 : std_logic;
  signal wire16 : std_logic;
  signal wire14 : std_logic;
  signal wire18 : std_logic;
  signal wire21 : std_logic;
  signal wire19 : std_logic;
  signal wire20 : std_logic;
  signal wire22 : std_logic;
  signal wire23 : std_logic;
  signal wire26 : std_logic;
  signal wire25 : std_logic;
  signal wire27 : std_logic;
  signal wire24 : std_logic;
  signal wire28 : std_logic;
  signal wire29 : std_logic;
  signal wire30 : std_logic;
  signal wire31 : std_logic;
  signal wire32 : std_logic;
  signal wire33 : std_logic;

begin -- c17c17adder
  wire10 <= (in5 NAND in7);
  wire13 <= (in8 NAND in7);

```

VHDL

```

INPUT(0)
INPUT(1)
INPUT(2)
INPUT(3)
INPUT(4)
INPUT(5)
INPUT(6)
INPUT(7)
INPUT(8)
INPUT(9)

OUTPUT(31)
OUTPUT(25)
OUTPUT(33)

10=NAND(5,7)
11=NAND(2,3)
12=NAND(0,2)
13=NAND(8,7)
14=NAND(11,4)
15=NAND(9,13)
16=NAND(1,11)
17=NAND(6,13)
18=NAND(10,17)
19=NAND(12,16)
20=NAND(16,14)
21=NAND(17,15)
22=XOR(20,21)
23=XOR(19,18)
24=AND(15,22)
25=XOR(15,22)
26=NOT(22)
27=NOT(23)
28=AND(21,26)
29=AND(18,27)
30=OR(24,28)
31=XOR(23,30)
32=AND(23,30)
33=OR(29,32)

```

Structural VHDL (loadable into synthesis tool)

Console

```

Node Size: 33970
Cache Size: 50000
Node size: 33978
Cache Size: 50000
Callback: [pla]
Callback: [generatevhdl]

```



16. Generate ->Generate UW

Form

UW

University of Wisconsin input-oriented format

```

0 PI 10 ;
1 PI 16 ;
2 PI 13 10 ;
3 PI 13 ;
4 PI 15 ;
5 PI 12 ;
6 PI 17 ;
7 PI 11 12 ;
8 PI 11 ;
9 PI 14 ;
10 NAND 18 ;
11 NAND 14 17 ;
12 NAND 20 ;
13 NAND 15 16 ;
14 NAND 30 19 31 34 ;
15 NAND 21 ;
16 NAND 18 21 ;
17 NAND 20 19 ;
18 NAND 23 24 ;
19 NAND 36 22 27 ;
20 NAND 35 23 25 ;
21 NAND 22 26 ;
22 NAND 26 27 ;
23 NAND 24 25 ;
24 NAND 28 ;
25 NAND 28 ;
26 NAND 29 ;
27 NAND 29 ;
28 NAND 33 41 40 43 ;
29 NAND 30 32 31 37 ;
30 AND 38 ;
31 NAND 34 37 ;
32 NOT 36 ;
33 NOT 35 ;
34 NAND 39 ;
35 AND 44 ;
36 AND 38 ;
37 NAND 39 ;
38 OR 41 40 42 ;
39 NAND 47 ;
40 NAND 43 42 ;
41 AND 44 ;
42 NAND 45 ;
43 NAND 45 ;
44 OR 48 ;
45 NAND 46 ;
46 PO ;
47 PO ;

```

```

#
INPUT(0)
INPUT(1)
INPUT(2)
INPUT(3)
INPUT(4)
INPUT(5)
INPUT(6)
INPUT(7)
INPUT(8)
INPUT(9)

OUTPUT(31)
OUTPUT(25)
OUTPUT(33)

10=NAND(5,7)
11=NAND(2,3)
12=NAND(0,2)
13=NAND(8,7)
14=NAND(11,4)
15=NAND(9,13)
16=NAND(1,11)
17=NAND(6,13)
18=NAND(10,17)
19=NAND(12,16)
20=NAND(16,14)
21=NAND(17,15)
22=XOR(20,21)
23=XOR(19,18)
24=AND(15,22)
25=XOR(15,22)
26=NOT(22)
27=NOT(23)
28=AND(21,26)
29=AND(18,27)
30=OR(24,28)
31=XOR(23,30)
32=AND(23,30)
33=OR(29,32)

```

Cache Size: 50000
Node size: 33978
Cache Size: 50000
Callback: [pla]
Callback: [generatevhdl]
Callback: [generateuw]



17. Generate ->Generate BLIF (Espresso)

Form

BLIF

Standard BLIF format (reduced ESPRESSO) - Berkeley Logic Interchange Format

```

.i 10
.o 3
.ilb i1 i2 i3 i4 i5 i6 i7 i8 i9 i10
.ob o11 o12 o13
.p 63
00-010-11- 100
101-00-11- 100
1-11-0-11- 100
0-11-1-11- 100
00-0100--- 100
101-000--- 100
-00-10-11- 100
0-11-101-- 100
00-01-00-- 100
101-0-00-- 100
0-11--1-01 100
0-11--10-1 100
1-1011-1-- 100
1-101-1-0- 100
1-101-10-- 100
0---01-11- 100
-1-0--1-00 010
-10---1-00 010
0---0101-- 100
1-11-00--- 100
-1-0--10-0 010
-10---10-0 010
--0-01-11- 100
--0-100--- 100
---01-1-00 010
--0-1-1-00 010
--0-0101-- 100
0---0-1-01 100
---01-10-0 010
--0-1-10-0 010
1-11--00-- 100
0---0-10-1 100
--0-1-00-- 100
--0-0-1-01 100
--0-0-10-1 100
1-1---1-00 100
--0-0-11- 010
1-1---10-0 100
--11---11- 010
1-1-1-1-1-- 001
---011-1-- 001
--0-11-1-- 001
1-101----- 001
    
```

```

INPUT(0)
INPUT(1)
INPUT(2)
INPUT(3)
INPUT(4)
INPUT(5)
INPUT(6)
INPUT(7)
INPUT(8)
INPUT(9)

OUTPUT(31)
OUTPUT(25)
OUTPUT(23)

10=NAND(5,7)
11=NAND(2,3)
12=NAND(0,2)
13=NAND(8,7)
14=NAND(11,4)
15=NAND(9,13)
16=NAND(1,11)
17=NAND(6,13)
18=NAND(10,17)
19=NAND(12,16)
20=NAND(16,14)
21=NAND(17,15)
22=XOR(20,21)
23=XOR(19,18)
24=AND(15,22)
25=XOR(15,22)
26=NOT(22)
27=NOT(23)
28=AND(21,26)
29=AND(18,27)
30=OR(24,28)
31=XOR(23,30)
32=AND(23,30)
33=OR(29,32)
    
```

Console:

```

Callback: [pid]
Callback: [generatevhdl]
Callback: [generateuw]
Callback: [generateblif]
Espresso Location: jar:file:/F:/OneDrive/PETGUI/PET.jar!/edu/southalabama/pet/corgi/tools/espresso/espresso.exe
JAR Espresso Location: .\tools\espresso\espresso.exe
    
```



18. Generate ->Generate misII

Form

misII

Standard MisII format: Multiple-level Combinational Logic Optimization Program

Technology mapping is standard BENCH gates with 2-4 fanin

BENCH Output

```
# INPUTS
INPUT (1)
INPUT (2)
INPUT (3)

# OUTPUTS
OUTPUT (15)
OUTPUT (8)

# GATES
4 = NOT (1)
5 = AND (1,2)
6 = AND (1,3)
7 = AND (2,3)
8 = OR (6,7,5)
9 = OR (8,4)
10 = NOT (2)
11 = OR (8,10)
12 = NOT (3)
13 = OR (8,12)
14 = NAND (1,2,3)
15 = NAND (13,14,9,11)

Factors

[237] = i1'
[20] = i1 i2
[19] = i1 i3
[18] = i2 i3
{o5} = [18] + [19] + [20]
[279] = {o5} + [237]
[238] = i2'
[277] = {o5} + [238]
[236] = i3'
[275] = {o5} + [236]
[273] = i1' + i2' + i3'
{o4} = [273]' + [275]' + [277]' + [279]'

Technology Map

[237] inv1 2 00
```

Standard MisII format: Multiple-level Combinational Logic Optimization Program

```
# 3 inputs
# 2 outputs
# 0 inverters
# 0 buffers
# 0 constant1
# 0 constant0
#
# Total gates: 9
# Intermediate nodes: 9
# ANDs: 0
# ORs: 0
# XORs: 0
# NANDs: 0
# NORs: 0
# DXORS: 0
# DFF: 0
# JKFF: 0
# TFF: 0
# SRFF: 0
#
INPUT(1)
INPUT(2)
INPUT(3)

OUTPUT(11)
OUTPUT(12)

4=NOR(2,3)
5=NOR(4,2)
6=NOR(3,4)
7=NOR(5,6)
8=NOR(1,7)
12=NOR(4,8)
10=NOR(7,8)
9=NOR(1,8)
11=NOR(9,10)

Console


Maximum Fan-In: 4
Maximum Fan-Out: 3
Average Fan-In: 2.0
Average Fan-Out: 1.6
Callback: [generatemisii]
```



19. Generate ->Generate ABC

See ABC documentation at: <http://people.eecs.berkeley.edu/~alanmi/abc/>


Information Options



19. Generate ->Generate ABC

See ABC documentation at: <http://people.eecs.berkeley.edu/~alanmi/abc/>


BLIF Synthesis Options



19. Generate ->Generate ABC

See ABC documentation at: <http://people.eecs.berkeley.edu/~alanmi/abc/>


PLA / Verilog Options



19. Generate ->Generate ABC

See ABC documentation at: <http://people.eecs.berkeley.edu/~alanmi/abc/>


BENCH Generation Options



19. Generate ->Generate ABC

See ABC documentation at: <http://people.eecs.berkeley.edu/~alanmi/abc/>

Custom Script



19. Generate ->Generate ABC

Form

ABC

Output is dependent on dialogue options

```
#####
# KMAP
# Karnaugh map of the logic function
#####
UC Berkeley, ABC 1.01 (compiled Feb 13 2011 19:06:26)
read_pla F:\OneDrive\PETGUI\tooloutputs\abc-8498.pla
print_kmap

 5 6 7 \ 1 2 3 4
 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0
 0 0 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0
 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0

000 | 1 1 1 | 1 1 1 | 1 1 1 | 1 1 1 |
001 | 1 1 1 | 1 1 1 | 1 1 1 | 1 1 1 |
011 | 1 1 1 | 1 1 1 | 1 1 1 | 1 1 1 |
010 | 1 1 1 | 1 1 1 | 1 1 1 | 1 1 1 |
110 | 1 1 1 | 1 1 1 | 1 1 1 | 1 1 1 |
111 | 1 1 1 | 1 1 1 | 1 1 1 | 1 1 1 |
101 | 1 1 1 | 1 1 1 | 1 1 1 | 1 1 1 |
100 | 1 1 1 | 1 1 1 | 1 1 1 | 1 1 1 |

exit

#####
# EQUATION (Synopsis)
# Combinational part of the current network in the Synopsys equation
#####
# Equations for "F:\OneDrive\PETGUI\tooloutputs\abc-8498" written by AB
INORDER = pi0 pi1 pi2 pi3 pi4 pi5 pi6;
OUTORDER = po0 po1 po2 po3;
n11 = !pi3 + !pi0;
n12 = pi3 + pi0;
n13 = !n12 + !n11;
```

```
adder3 [BENCH]
#
# 7 inputs
# 4 outputs
# 3 inverters
# 0 buffers
# 0 constant1
# 0 constant0
#
# Total gates: 3
# Intermediate nodes: 18
#
# ANDs: 6
# ORs: 3
# XORs: 6
# NANDs: 0
# NORs: 0
# NXORs: 0
# DFF: 0
# JKFF: 0
# TFF: 0
# SRFF: 0
#
INPUT(1)
INPUT(2)
INPUT(3)
INPUT(4)
INPUT(5)
INPUT(6)
INPUT(7)

OUTPUT(24)
OUTPUT(20)
OUTPUT(15)
OUTPUT(25)

9=XOR(2,5)
8=XOR(1,4)

Console
Callback: [generateabc]
dialog: analyze
doanalysis()
abc Location: jar:file:/F:/OneDrive/PETGUI/PET.jar!/edu/southalabama/pet/corgi/tools/abc/al
Default PLA output path: F:\OneDrive\PETGUI\tooloutputs\
```



20. Generate ->Generate z3

The screenshot displays the Program Encryption Toolkit interface. The 'Generate' menu is open, and 'Generate Z3 Model' is selected. The main window shows a logic circuit diagram with inputs 3, 0, 1, 7, 4, 6, 2, 5 and gates 9, 8, 10, 11, 12, 13, 14, 15. The console output provides detailed statistics and a callback function.

```
# 8 inputs
# 1 output
# 0 inverters
# 0 buffers
# 0 constant1
# 0 constant0
#
# Total gates: 7
# Intermediate nodes: 7
# ANDs: 4
# ORs: 0
# XORs: 0
# NANDs: 0
# NORs: 3
# NXORs: 0
# DFF: 0
# JKFF: 0
# TFF: 0
# SRFF: 0
#
INPUT(0)
INPUT(1)
INPUT(2)
INPUT(3)
INPUT(4)
INPUT(5)
INPUT(6)
INPUT(7)

OUTPUT(14)

8=NOR(7,1)
9=NOR(3,0)
10=NOR(6,4)
11=AND(5,2)
12=AND(8,10)
13=AND(11,12)
14=AND(12,13)
15=AND(14,13)
```


```
Circuit Depth: 4
Size of Largest Level: 8
Size of Largest Intermediate Level: 4
Maximum Fan-In: 2
Maximum Fan-Out: 1
Average Fan-In: 2.0
Average Fan-Out: 1.0

Callback: [viewschematic]
[stateChanged] Tab: 0
setCryptoCorrelationPanel(): null and
CryptoPropertiesPanel::clearUI()
[stateChanged] Tab: 0
setCryptoCorrelationPanel(): null and
CryptoPropertiesPanel::clearUI()
```





- Z3 is a SAT solver and generating a model implies that the circuit will be transformed into a form in which the solver can use
- Finding a model means that it will attempt to find an assignment of values (to the input variables) that will produce a true (1) output
- The solver is geared currently to analyze point-function circuits that represent password-checking functions
 - If you know the circuit takes as input an actual ASCII character sequence and produces a single output (true if password matches, false others), then choose Yes
 - Otherwise, choose No, z3 will produce a model for any circuit, whether it is a point-function circuit and whether or not the input is assumed to be ASCII character sequences





Program Encryption Toolkit

File Edit BENCH Generate Transform Build Utilities Components Variations Reductions Libraries CIRCLIB Help

Stats Visual Function Form Crypto SAT

z3 DIMACS

z3 4.8.8.0

```
(declare-fun i6 () Bool)
(declare-fun i7 () Bool)
(declare-fun i2 () Bool)
(declare-fun i5 () Bool)
(declare-fun i3 () Bool)
(assert (and (not i3) i5 i2 (not i7) (not i6)))
(rmodel->model-converter-wrapper
  3 -> false
  5 -> true
  2 -> true
  7 -> false
  6 -> false
)
```

Output [0]

Model Result:

00100100

Derived ASCII Input: s

z3 Model

Output Function (can support multiple outputs)

Model result (if there is one)

If the option dialog for point-function password circuit was YES, the binary model is automatically converted to an ASCII character sequence (assumes every 8 bits = 1 ASCII character)

```
#
# 8 inputs
# 1 output
# 0 inverters
# 0 buffers
# 0 constant1
# 0 constant0
#
# Total gates: 7
# Intermediate nodes: 7
#
# ANDs: 4
# ORs: 0
# XORs: 0
# NANDs: 0
# NORs: 3
# NXORs: 0
# DFF: 0
# JKFF: 0
# TFF: 0
#
#
INPUT(0)
INPUT(1)
INPUT(2)
INPUT(3)
INPUT(4)
INPUT(5)
INPUT(6)
INPUT(7)
OUTPUT(14)
8=NOR(7,1)
9=NOR(3,0)
10=NOR(6,4)
11=AND(5,2)
12=AND(8,10)
13=AND(11,12)
14=AND(10,13)

```

Console

```
Maximum Fan-Out: 1
Average Fan-In: 2.0
Average Fan-Out: 1.0

Callback: [viewschematic]
[stateChanged] Tab: 0
setCryptoCorrelationPanel():
CryptoPropertiesPanel::clear()
[stateChanged] Tab: 0
setCryptoCorrelationPanel():
CryptoPropertiesPanel::clear()
Callback: [z3]
[stateChanged] Tab: 0
setCryptoCorrelationPanel(): null anf
CryptoPropertiesPanel::clearUI()
```



21. Generate ->Generate DIMACs

- DIMACs format is a standard representation method for CNF/POS formulas
- Any POS/POM form circuit can be readily translated into a DIMACS format
- Only supports SINGLE output functions

The screenshot displays the 'Program Encryption Toolkit' application. The 'Generate' menu is open, showing 'Generate DIMACS' as the selected option. The main window shows a circuit diagram on the left and a text editor on the right displaying the DIMACS output for 'pwd1.pos [BENCH]'. The output includes statistics and logic expressions.

```
# pwd1.pos [BENCH]
#
# 8 inputs
# 1 output
# 8 inverters
# 0 buffers
# 0 constant1
# 0 constant0
#
# Total gates: 256
# Intermediate nodes: 264
#
# ANDs: 1
# ORs: 255
# XORs: 0
# NANDs: 0
# NORs: 0
# NXORs: 0
# DFF: 0
# JKFF: 0
# TFF: 0
# SRFF: 0
#
INPUT(0)
INPUT(1)
INPUT(2)
INPUT(3)
INPUT(4)
INPUT(5)
INPUT(6)
INPUT(7)

OUTPUT(271)


8=NOT(4)
9=NOT(5)
10=NOT(1)
11=OR(0,1,2,3,4,5,6,7)
12=NOT(2)
```

The console window at the bottom shows the following output:

```
Callback: [generatedimacs]
[stateChanged] Tab: 0
setCryptoCorrelationPanel(): null anf
CryptoPropertiesPanel::clearUI()
[stateChanged] Tab: 0
setCryptoCorrelationPanel(): null anf
CryptoPropertiesPanel::clearUI()
[stateChanged] Tab: 0
setCryptoCorrelationPanel(): null anf
CryptoPropertiesPanel::clearUI()
Callback: [viewgraph]
Orientation Type: HIEARCHICAL
[stateChanged] Tab: 0
setCryptoCorrelationPanel(): null anf
CryptoPropertiesPanel::clearUI()
```




21. Generate ->Generate DIMACs




If the circuit is synthesized as a Product of Sums/Product of Maxterms structure, choose YES

21. Generate ->Generate DIMACs



If the circuit is NOT synthesized as a Product of Sums/Product of Maxterms structure, choose NO


21. Generate ->Generate DIMACs



Option is given to transform the circuit via the Tseytin algorithm

- 1) Choosing NO exits
- 2) Choosing YES will continue the DIMACs generation

21. Generate ->Generate DIMACs



Next option allows saving of the Tseytin transformed BENCH file to be saved to disk



21. Generate ->Generate DIMACs

Program Encryption Toolkit

File Edit BENCH Generate Transform Build Utilities Components Variations Reductions Libraries CIRCLIB Help

Stats Visual Function Form Crypto SAT

z3 DIMACS

```
p cnf 7 14
7 0
-6 7 0
-7 5 6 0
-5 7 0
2 -6 0
6 -3 -2 0
3 -6 0
4 -3 2 0
4 3 -2 0
-4 -3 -2 0
-4 3 2 0
1 -5 0
5 -4 -1 0
4 -5 0
```

pw1.pos [BENCH] *fa-so [BENCH]

```
#
# 3 inputs
# 2 outputs
# 0 inverters
# 0 buffers
# 0 constant1
# 0 constant0
#
# Total gates: 5
# Intermediate nodes: 5
#
# ANDs: 2
# ORs: 1
# XORs: 2
# NANDs: 0
# NORs: 0
# NXORs: 0
# DFF: 0
# JKFF: 0
# TFF: 0
# SRFF: 0
#
INPUT(6)
INPUT(5)
INPUT(4)
OUTPUT(7)

3=AND(4,5)
1=XOR(4,5)
2=AND(1,6)
7=OR(2,3)
```

Console

```
Processing gate: 4
Processing gate: 5
Processing gate: 3
Processing gate: 6
Combining AND gates...
Adding output port predecessor AND gates...
Checking for unused inputs...
Decomposing final version...
Processing...
Saving final POS BENCH circuit...
Creating Boolean Expression...
Creating Operator Tree...
[stateChanged] Tab: 1
setCryptoCorrelationPanel(): null and
CryptoPropertiesPanel::clearUI()
```

Once DIMACs text is generated, right-click in the text pane and choose Save As to write DIMACs out to its own file

Use .cnf or .cnf.txt extension name for reloading into PETGUI

22. BENCH ->Karnaugh Map

Program Encryption Toolkit

File Edit BENCH Generate Transform Build Utilities Components Variations Reductions Libraries CIRCLIB Help

Stats Visual **Function** Form Crypto

Graph Schematic Image

c17c17adder [BENCH] c17c17adder [KMAP]

KMAP Style: MINTERM Export KMAP: ☒ Text ☐ Image Filepath: BROWSE EXPORT

OUT[0]: 34 OUT[1]: 35 OUT[2]: 36

Inputs: 0 1 2 3 4 5 6 7 8 9

KMAP Tab

For each output

	00000	00001	00011	00010	00110	00111	00101	00100	01100	01101	01111	01110	01010	01011	01001	01000	11000	11001	11011	11010	11110	11111	111	
00000										1					1	1			1	1		1	1	1
00001	1	1	1	1	1	1	1	1			1	1												
00011	1	1	1	1	1	1	1	1			1	1												
00010									1						1	1			1	1		1	1	1
00110									1						1	1			1	1		1	1	1
00111									1						1	1			1	1		1	1	1
00101	1	1	1	1	1	1	1	1			1	1												
00100									1						1	1			1	1		1	1	1

Console

```
Maximum Fan-Out: 3
Average Fan-In: 1.9
Average Fan-Out: 1.5

Callback: [viewgraph]
Orientation Type: HIEARCHICAL
Callback: [kmap]
Directory = C:\Users\Todd\Documents\apetgui\c17c17adder\
Filename = c17c17adder.bench.txt
Filename = c17c17adder.bench.txt
Fileroot = c17c17adder
```





22. BENCH ->Karnaugh Map

The screenshot displays the Program Encryption Toolkit interface. On the left, a logic circuit diagram is shown with inputs 1, 2, and 3, and outputs 10 and 11. The circuit includes several logic gates (AND, OR, NOT, XOR) and a final output gate. On the right, the Karnaugh Map (KMAP) is displayed for the selected output (OUT[0]: 10). The KMAP is a 2x4 grid with columns labeled 00, 01, 11, and 10, and rows labeled 0 and 1. The values in the grid are 0, 0, 0, 0 for row 0 and 1, 0, 0, 0, 0 for row 1. The KMAP Style is set to MAXTERM. The Export KMAP options are Text (selected) and Image. The Filepath field is empty. The BROWSE and EXPORT buttons are visible. A console window at the bottom shows the filename and style.

View MINTERM/MAXTERM or BOTH

Browse to select export file, then select EXPORT

Export KMAP (for the selected output) as Text or Image file

Console:
Filename = adder1.bench.txt
Fileroot = adder1
Style: MAXTERM

23. BENCH ->Formula->{DNF,CNF,ANF}

The screenshot displays the 'Program Encryption Toolkit' interface. The 'Function' tab is active, showing a BENCH file named 'adder1 [KMAP]'. The 'Formula' tab is selected, displaying the function definition and its conversion to various formats.

Function:

```

F0(x1,x2,x3) = x1'x2'x3 + x1'x2x3' + x1x2'x3' + x1x2x3
F1(x1,x2,x3) = x1'x2x3 + x1x2'x3 + x1x2x3' + x1x2x3
    
```

Formula:

```

# 3 inputs
#
# 0 constant1
# 0 constant0
#
# Total gates: 5
# Intermediate nodes: 6
# ANDs: 2
# ORs: 1
# XORs: 2
# NANDs: 0
# NORs: 0
# NXORs: 0
# DFF: 0
# JKFF: 0
# TFF: 0
# SRFF: 0
#
INPUT(1)
INPUT(2)
INPUT(3)

OUTPUT(5)
OUTPUT(9)

4=XOR(1,2)
7=NOT(4)
5=XOR(4,3)
6=AND(3,4)
8=AND(2,7)
9=OR(6,8)
    
```

Conjunctive Normal Form (CNF):

```

F0(x1,x2,x3) = (x1 + x2 + x3) * (x1 + x2' + x3') * (x1' + x2 + x3') * (x1' + x2' + x3)
F1(x1,x2,x3) = (x1 + x2 + x3) * (x1 + x2 + x3') * (x1 + x2' + x3) * (x1' + x2 + x3)
    
```

Algebraic Normal Form (ANF):

```

F0(x1,x2,x3) = x3 ^ x2 ^ x1
F1(x1,x2,x3) = x2x3 ^ x1x3 ^ x1x2
    
```

DNF/CNF/ANF:

The bottom of the interface shows the 'Console' window with the following output:

```

Fileroot = adder1
Style: MAXTERM
Callback: [formuladnf]
    
```



24. BENCH ->Simulate

The screenshot displays the Circuit Logic Simulator interface with the following components and annotations:



- Top Dialog Box:**
 - Use Input Vector:** A checkbox that is currently unchecked. An arrow points to it with the text: "Use this for large input size circuits: it will generate random test vectors".
 - # of Vectors:** A text field containing "10000".
 - Maximum vectors:** A text field containing "[8]".
 - Buttons:** "Cancel" and "View Simulation". An arrow points to the "View Simulation" button with the text: "To continue...".
- Program Encryption Toolkit (Main Window):**
 - Left Panel:** Shows a circuit diagram with components labeled 3, 1, 2, 4, 5, 6, 7, 8, 9, 10, and 11. An arrow points to this panel with the text: "Use test vectors (IV)".
 - Right Panel (SIM Tab):**
 - Simulation Options:** "Select from IV" (selected) and "Use Custom Vector". An arrow points to the "Use Custom Vector" option with the text: "For Use Custom Vector: enter binary string here".
 - Output Field:** A large text area for the circuit output. An arrow points to it with the text: "Circuit Output".
 - Test Vectors List:** A list of binary strings (000, 001, 010, 011, 100, 101, 110, 111). An arrow points to this list with the text: "Test Vectors: Selecting one of these input vectors will simulate each gate in the circuit and show the circuit output in the Output text field".
 - Circuit Diagram:** A detailed logic diagram showing inputs (i3, i1, i2), gates (XOR, AND, NOT, OR), and outputs (o10, o11).
 - Console:** At the bottom, it displays "Full IV" and "Orientation Type: HIERARCHICAL".



24. BENCH ->Simulate

Circuit Output

INPUT = 111



IV Selected

Gate output = 0

IV Selected

Gate output = 1





1. **File -> New -> BENCH File**

Browse to a path and provide a filename

2. Edit text in the text pane, entering a valid BENCH netlist

3. **File -> Save**, to save edits

4. **File -> Save As**, saves current contents to new file


5. **File -> Close**, closes the text edit panel









- Build -> From Circuit Builder



1: Select gate type from palette (left click)



2: Left-click on canvas to drop a gate



3: Connect gates: left-click AND hold on a source gate, drag, then release on a target gate

4: Click “Validate”: errors are reported, otherwise Validated checkbox becomes selected



- Left-click on gate = selects it, for moving/replacement
- Left-click on wire = selects it for adding bends
- Left-click on canvas = no current selection, adds a gate to the canvas
- Left-click on canvas = if a gate is selected, deselects any gate/wire

- Use cut/delete on selection to get rid of
- Use undo/rundo

NOTE: Copy/paste functionality does not work fully in Release 1.0

5: Click BROWSE to select a path and filename for the BENCH file to be saved

**IF circuit is validated AND BENCH path has been chosen,
SAVE BENCH button is enabled and will write the file**

Check “Load in Panel” to also load the bench file into a text panel on save

Any changes to circuit will invalidate the circuit and you will need to revalidate it

Clear canvas

Delete or cut gate/wire


Undo/Redo

<== Layout options

Zoom in/out and fit

Print/save image

Use to do a quick layout format on graph



Save BENCH Circuit File: D:\Research\Circuits-1\newcircuit.bench.txt BROWSE SAVE BENCH ☒ Load in Panel

VALIDATE Validated SET ORDERING

Validate circuit

Explicitly set the ordering of inputs and outputs

Save the circuit to the selected file

```

graph LR
    IN4[IN 4] --> AND3[AND 3]
    IN1[IN 1] --> AND3
    AND3 --> OUT2[OUT 2]
    IN5[IN 5] --> NOR8[NOR 8]
    IN6[IN 6] --> NOR8
    NOR8 --> OR7[OR 7]
    OR7 --> OUT9[OUT 9]
  
```





- Build -> From Truth Table

[TT BUILDER]

Save BENCH Circuit File: [4] BROWSE [5] SAVE BENCH ☐ Load in Panel

Circuit Form: ☒ SOPE ☐ POSE ☐ REEDMULLER ☐ AIG ☐ DNF ☐ CNF ☐ ANF ☐ Truth Table Finalized ☐ Circuit Generated

[3] Generate Circuit

Inputs: 3 Outputs: 1

ID	Name
1	A
2	B
3	C

ID	Name
1	F0

[1] Create Truth Table

[2] Finalize Truth Table

TT Circuit

Console

```
11  
Callback: [closeall]  
Callback: [ttbuilder]
```



1: Select input and output size of truth table


Inputs: 4 Outputs: 2

Select Number of Inputs/Outputs

ID	Name
1	A
2	B
3	C
4	D

ID	Name
1	F0
2	F1

2: Click Create Truth Table



3: Specify Truth Table

TT BUILDER

Save BENCH Circuit File:

[4] BROWSE

[5] SAVE BENCH

☐ Load in Panel

Circuit Form:

☒ SOPE
 ☐ POSE
 ☐ REEDMULLER
 ☐ AIG
 ☐ DNF
 ☐ CNF
 ☐ ANF
 ☐ Truth Table Finalized
 ☐ Circuit Generated

[3] Generate Circuit

Inputs: 4

Outputs: 2

ID	Name
1	A
2	B
3	C
4	D

ID	Name
1	F0
2	F1

Term	A	B	C	D	->	F0	F1
0	0	0	0	0		0	0
1	0	0	0	1		0	0
2	0	0	1	0		0	0
3	0	0	1	1		0	0
4	0	1	0	0		0	0
5	0	1	0	1		0	0
6	0	1	1	0		0	0
7	0	1	1	1		0	0
8	1	0	0	0		0	0
9	1	0	0	1		0	0
10	1	0	1	0		0	0
11	1	0	1	1		0	0
12	1	1	0	0		0	0
13	1	1	0	1		0	0
14	1	1	1	0		0	0
15	1	1	1	1		0	0

Click on a table cell to set the output of that function to 1 for that input sequence

TT

Circuit

[1] Create Truth Table

[2] Finalize Truth Table

4: Finalize Truth Table

[TT BUILDER]

Save BENCH Circuit File: [4] BROWSE [5] SAVE BENCH ☐ Load in Panel

Circuit Form: ☒ SOPE ☐ POSE ☐ REEDMULLER ☐ AIG ☐ DNF ☐ CNF ☐ ANF ☐ Truth Table Finalized ☐ Circuit Generated

[3] Generate Circuit

Inputs: 4 Outputs: 2

ID	Name	ID	Name
1	A	1	F0
2	B	2	F1
3	C		
4	D		


Term	A	B	C	D	->	F0	F1
0	0	0	0	0		0	0
1	0	0	0	1		1	1
2	0	0	1	0		0	1
3	0	0	1	1		0	1
4	0	1	0	0		1	0
5	0	1	0	1		0	0
6	0	1	1	0		0	1
7	0	1	1	1		0	1
8	1	0	0	0		0	1
9	1	0	0	1		0	0
10	1	0	1	0		1	0
11	1	0	1	1		0	1
12	1	1	0	0		0	1
13	1	1	0	1		0	0
14	1	1	1	0		0	1
15	1	1	1	1		1	1

TT Circuit


[1] Create Truth Table [2] Finalize Truth Table

Once functional values are finalized, click Finalize Truth Table

5: Pick which circuit form, then Generate Circuit




6: BENCH generated: browse for save file/select load in Panel






7: Once BENCH file is selected, click SAVE BENCH



8: If Load in Panel selected, BENCH text panel for file will appear as well

Still much to do
BENCH->Compile
Combinational

Then BENCH->View
Graph to see
created circuit



BENCH Text panel
tab



- Build -> From Equation

Σ [EQUATION BUILDER]

Save BENCH Circuit File: [4] BROWSE [5] SAVE BENCH ☐ Load in Panel

Circuit Form: ☐ SYNTAX ☒ SOPE ☐ POSE ☐ REEDMULLER ☐ AIG ☐ DNF ☐ CNF ☐ ANF ☐ Formula Valid ☐ Circuit Generated

[3] Generate Circuit

Equations should take the form of:
FORMULA1
FORMULA1 ; FORMULA2
FORMULA1 ; FORMULA2 ; FORMULA3 etc.

FORMULA takes the form of:
OUTVAR = EQUATION

- OUTVAR must be of the form: oX => o0, o1, o2, etc.
- EQUATION is a combination of VARIABLES and OPERATORS.
- VARIABLES must be of the form iX => i0, i1, i2, etc.
- VARIABLES are ordered in circuit input by number
- OPERATORS must be one of: '(NOT) +(OR) *(AND) ^(XOR)
- Constant Zeros (0) / Ones(1) are allowed as VARIABLES

Enter Equation Text Below: [1]

[2] Check Equation

Inputs (Variables): Outputs (Formulas): ☐ Use CONST Signals ☐ Reduce Nots

Parse TT BENCH (syntax) BENCH (generated)





Equations should take the form of:

```
FORMULA1
FORMULA1 ; FORMULA2
FORMULA1 ; FORMULA2 ; FORMULA3 etc.
```

FORMULA takes the form of:

```
OUTVAR = EQUATION
```

- OUTVAR must be of the form: oX => o0, o1, o2, etc.
- EQUATION is a combination of VARIABLES and OPERATORS.
- VARIABLES must be of the form iX => i0, i1, i2, etc.
- VARIABLES are ordered in circuit input by number
- OPERATORS must be one of: ' (NOT) +(OR) *(AND) ^(XOR)
- Constant Zeros (0) / Ones(1) are allowed as VARIABLES

General rules:

- Formulas must be separated by a semicolon if more than 1
- The last (or if there is only 1) formula does not need a ;
- Formulas can be on separate lines (separated by a NL)
- At least 1 VARIABLE required (o1 = 0/o1 = 1 not allowed)
- Use parenthesis to clarify logical expressions and precedence

Examples:

```
o1 = i0 + i1
o1 = ((i0' * i1)' + (i2 * i3'))'
o1 = i1 * 1; o2 = i4 + i18
o0 = i1 + i2 ^ i3 * i4

o1 = (((i0 * i1)' + (i2 * i3'))' * (i1 + i2))';
o6 = (i7 * i9) + i1

o12 = (i25 ^ i512)'
```

Precedence rules:

- Parenthesis have highest precedence
- NOT (') associates to the left before other OPERATORS
- AND (*) associates before OR (+) and XOR (^)
- XOR (^) associates before OR (+)

Example: o0 = i1 + i2' ^ i3 * i4
is equivalent to: o0 = (i1 + ((i2') ^ (i3 * i4))



For valid formula

[EQUATION BUILDER]

Save BENCH Circuit File: [4] BROWSE [5] SAVE BENCH ☐ Load in Panel

Circuit Form: ☐ SYNTAX ☒ SOPE ☐ POSE ☐ REEDMULLER ☐ AIG ☐ DNF ☐ CNF ☐ ANF ☒ Formula Valid ☐ Circuit Generated

[3] Generate Circuit

Inputs (Variables): 6 Outputs (Formulas): 2 ☐ Use CONST Signals ☐ Reduce Notes

o1 = ((i0 * i1)' + (i2 * i3'))'
o1 = i1 * 1; o2 = i4 + i18
o0 = i1 + i2 ^ i3 * i4

o1 = (((i0 * i1)' + (i2 * i3'))' * (i1 + i2))';
o6 = (i7 * i9) + i1

o12 = (i25 ^ i512)'

Precedence rules:
- Parenthesis have highest precedence
- NOT (') associates to the left before other OPERATORS
- AND (*) associates before OR (+) and XOR (^)
- XOR (^) associates before OR (+)

Enter Equation Text Below: [1]

o1 = (((i0 * i1)' + (i2 * i3'))' * (i1 + i2))';
o6 = (i7 * i9) + i1

1) Enter equation

INPUT MAPPING

Circuit ID: 0 -> Equation Variable: i0
Circuit ID: 1 -> Equation Variable: i1
Circuit ID: 2 -> Equation Variable: i2
Circuit ID: 3 -> Equation Variable: i3
Circuit ID: 4 -> Equation Variable: i7
Circuit ID: 5 -> Equation Variable: i9

INPUT(0)
INPUT(1)
INPUT(2)
INPUT(3)
INPUT(4)
INPUT(5)

OUTPUT(16)
OUTPUT(12)

6=AND(2,3)
7=AND(0,1)
8=AND(4,5)
9=OR(1,2)
10=NOT(7)
11=NOT(6)
12=OR(8,1)
13=OR(10,11)
14=NOT(13)
15=AND(14,9)

Syntax of the entered equation in BENCH form after Check

[2] Check Equation

Parse TT BENCH (syntax) BENCH (generated)

2) Check



Enter Equation Text Below: [1]

```
o1 = (((i0 * i1)' + (i2 * i3)') * (i1 + i2))';  
o6 = (i7 * i9) + i1
```

Inputs (Variables): 6 Outputs (Formulas): 2 ☐ Use CONST Signals ☐ Reduce Notes

Formula:
o1 = (((i0 * i1)' + (i2 * i3)') * (i1 + i2))'; o6 = (i7 * i9) + i1

Tokens:
Token->[o1] Type=VARIABLE
Token->[=] Type=EQUALS
Token->[(] Type=LEFT_PAREN
Token->[(] Type=LEFT_PAREN
Token->[(] Type=LEFT_PAREN
Token->[i0] Type=VARIABLE
Token->[*] Type=ANDOP
Token->[i1] Type=VARIABLE
Token->[)] Type=RIGHT_PAREN
Token->['] Type=NOTOP
Token->[+] Type=OROP
Token->[(] Type=LEFT_PAREN
Token->[i2] Type=VARIABLE
Token->[*] Type=ANDOP
Token->[i3] Type=VARIABLE
Token->[)] Type=RIGHT_PAREN
Token->['] Type=NOTOP
Token->[)] Type=RIGHT_PAREN
Token->['] Type=NOTOP
Token->[*] Type=ANDOP
Token->[(] Type=LEFT_PAREN
Token->[i1] Type=VARIABLE
Token->[+] Type=OROP
Token->[i2] Type=VARIABLE
Token->[)] Type=RIGHT_PAREN
Token->[)] Type=RIGHT_PAREN
Token->['] Type=NOTOP

Parse TT BENCH (syntax) BENCH (generated)

Inputs (Variables): 6 Outputs (Formulas): 2 ☐ Use CONST Signals ☐ Reduce Notes

```
#####  
# INPUT MAPPING  
#####  
# Circuit ID: 0 -> Equation Variable: i0  
# Circuit ID: 1 -> Equation Variable: i1  
# Circuit ID: 2 -> Equation Variable: i2  
# Circuit ID: 3 -> Equation Variable: i3  
# Circuit ID: 4 -> Equation Variable: i7  
# Circuit ID: 5 -> Equation Variable: i9  
#  
  
000000|11  
012345|78  
-----  
000000|10  
000001|10  
000010|10  
000011|11  
000100|10  
000101|10  
000110|10  
000111|11  
001000|10  
001001|10  
001010|10  
001011|11  
001100|10
```

Parse TT BENCH (syntax) BENCH (generated)

**Parse of the entered
Boolean formula**

**Truth table of entered
Boolean formula**



3) Choose synthesized circuit form

4) Click Generate Circuit

The screenshot shows the EQUATION BUILDER interface. At the top, there are buttons for [4] BROWSE, [5] SAVE BENCH, and a checkbox for Load in Panel. Below these, the Circuit Form is set to SOPE. The Formula Valid and Circuit Generated checkboxes are checked. A blue arrow points to the [5] SAVE BENCH button. The main area is divided into two panes. The left pane shows the equation text, and the right pane shows the generated circuit. The equation text is as follows:

```
o1 = ((i0 * i1)' + (i2 * i3)')'
o1 = i1 * 1; o2 = i4 + i18
o0 = i1 + i2 ^ i3 * i4

o1 = (((i0 * i1)' + (i2 * i3)')' * (i1 + i2))';
o6 = (i7 * i9) + i1

o12 = (i25 ^ i512)'
```

Precedence rules:

- Parenthesis have highest precedence
- NOT (') associates to the left before other OPERATORS
- AND (*) associates before OR (+) and XOR (^)
- XOR (^) associates before OR (+)

Enter Equation Text Below: [1]

```
o1 = (((i0 * i1)' + (i2 * i3)')' * (i1 + i2))';
o6 = (i7 * i9) + i1
```

The right pane shows the generated circuit with 6 inputs and 2 outputs. The inputs are INPUT(0) through INPUT(5). The outputs are OUTPUT(12) and OUTPUT(11). The circuit logic is as follows:

```
6=NOT(3)
7=NOT(2)
8=NOT(0)
9=NOT(1)
10=AND(4,5)
11=OR(10,1)
12=OR(8,9,7,6)
```

A blue arrow points to the [5] SAVE BENCH button. Another blue arrow points to the [2] Check Equation button. The bottom status bar shows the tabs: Parse, TT, BENCH (syntax), and BENCH (generated).

Synthesized BENCH from truth table after Generate



5) BROWSE and pick
filepath for BENCH file

7) Click SAVE BENCH
to write out BENCH

6) Click Load in Panel
to load saved BENCH
in panel tab

Σ [EQUATION BUILDER]

Save BENCH Circuit File: [4] BROWSE [5] SAVE BENCH ☒ Load in Panel

Circuit Form: ☐ SYNTAX ☒ SOPE ☐ POSE ☐ REEDMULLER ☐ AIG ☐ DNF ☐ CNF ☐ ANF ☒ Formula Valid ☒ Circuit Generated

[3] Generate Circuit

Inputs (Variables): 6 Outputs (Formulas): 2 ☐ Use CONST Signals ☐ Reduce Notes

INPUT (0)
INPUT (1)
INPUT (2)
INPUT (3)
INPUT (4)
INPUT (5)

OUTPUT (12)
OUTPUT (11)

6=NOT (3)
7=NOT (2)
8=NOT (0)
9=NOT (1)
10=AND (4,5)
11=OR (10,1)
12=OR (8,9,7,6)

Parse TT BENCH (syntax) BENCH (generated)

[2] Check Equation

o1 = ((i0 * i1)' + (i2 * i3)')'
o1 = i1 * 1; o2 = i4 + i18
o0 = i1 + i2 ^ i3 * i4

o1 = (((i0 * i1)' + (i2 * i3)') * (i1 + i2))';
o6 = (i7 * i9) + i1

o12 = (i25 ^ i512)'

Precedence rules:
- Parenthesis have highest precedence
- NOT (') associates to the left before other OPERATORS
- AND (*) associates before OR (+) and XOR (^)
- XOR (^) associates before OR (+)

Enter Equation Text Below: [1]

o1 = (((i0 * i1)' + (i2 * i3)') * (i1 + i2))';
o6 = (i7 * i9) + i1

8) After SAVE BENCH and load in panel, new BENCH tab appears:



Program Encryption Toolkit

File Edit BENCH Generate Transform Build Utilities Components Variations Reductions Libraries CIRCLIB Help

Stats Visual Function Form Crypto SAT

Number of inputs: 6
Number of outputs: 2
Number of constant1: 0
Number of constant0: 0
Intermediate gates: 7
ANDs: 1
ORs: 2
XORs: 0
NANDs: 0
NORs: 0
NXORs: 0
BUFFERS: 0
NOTs: 4
DFF: 0
JKFF: 0
TFF: 0
SRFF: 0
Circuit Depth: 2
Size of Largest Level: 6
Size of Largest Intermediate Level: 5
Maximum Fan-In: 4
Maximum Fan-Out: 2
Average Fan-In: 1.7
Average Fan-Out: 1.0
Level[0]: 0 4 3 2 1 5
Level[1]: 6 8 10 7 9
Level[2]: 11 12
Level[3]: 13 14

Σ[] [EQUATION BUILDER] sample1 [BENCH]

```
#
# 6 inputs
# 2 outputs
# 4 inverters
# 0 buffers
# 0 constant1
# 0 constant0
#
# Total gates: 3
# Intermediate nodes: 7
# ANDs: 1
# ORs: 2
# XORs: 0
# NANDs: 0
# NORs: 0
# NXORs: 0
# DFF: 0
# JKFF: 0
# TFF: 0
# SRFF: 0
#
INPUT(0)
INPUT(1)
INPUT(2)
INPUT(3)
INPUT(4)
INPUT(5)
OUTPUT(12)
OUTPUT(11)
6=NOT(3)
7=NOT(2)
8=NOT(0)
9=NOT(1)
10=AND(4,5)
11=OR(10,1)
12=OR(8,9,7,6)
```


Console

```
NXORs: 0
BUFFERS: 0
NOTs: 4
DFF: 0
JKFF: 0
TFF: 0
SRFF: 0
Circuit Depth: 2
Size of Largest Level: 6
Size of Largest Intermediate Level: 5
Maximum Fan-In: 4
Maximum Fan-Out: 2
Average Fan-In: 1.7
Average Fan-Out: 1.0
```

then do BENCH->Compile Combinational from menu



- Libraries -> Basic Components -> ...
 - Browse and choose a file to save to




INPUT(4)
INPUT(5)
INPUT(6)

OUTPUT(8)
OUTPUT(7)




1=XOR(4,5)
3=AND(4,5)
8=XOR(1,6)
2=AND(1,6)
7=OR(2,3)

Example: Full Adder (3-2)



- Libraries -> Basic Components -> ...

Example: 4-bit Multiplier




Then:
BENCH->Compile Combinational
BENCH-> ...



- **Basic Gates (2 – 4 input)**
 - AND
 - OR
 - XOR
 - NAND
 - NOR
 - NXOR
 - BUFFER
 - INVERTER
- **Adders**
- **Subtractors**
- **Multipliers**
- **Decoders**
- **Encoders**
- **Multiplexors**
- **Demultiplexors**
- **Comparators**
- **Flipflops**
- **Polygates**









- ISCAS-85 Benchmarks (combinational)
- ISCAS-89 Benchmarks (sequential)
- ITC-99 Benchmarks (sequential)







- File -> Export
 - BENCH  Extended options
 - Image  Image format
 - Truth Table  Text format
 - Logic Friday (CSV) Truth Table
 - GraphML  Native format for yEd
 - VHDL
 - UW  University of Wisconsin format
 - BDD  Image format







Major Transforms:

Concat

Merge

Merge Common Input

Decompose Multi-fanin

Decompose XOR

Decompose Function

Transform Basis / Random Basis

Transform SOP/POS/RSE/AIG

Transform SOM/POM/ReedMuller (reduced)

Transform Espresso / Espresso Canonical Forms


Transform misII

Transform ABC






Transform	Build	Utilities	Component
	Concatenate		
	Merge		
	Merge Common Input		
	Decompose Multi-Fanin		
	Decompose XOR		
	Decompose Function		
	Transform Basis		
	Transform Random Basis		
	Transform Canonical Forms	Sum-of-Products (SOP) Product-of-Sums (POS) Ring-Sum-Expansion (RSE) And-Inverter Graph (AIG)	
	Transform Espresso		
	Espresso Canonical Forms		
	Transform misll		
	Transform ABC	Sum-of-Minterms Product-of-Maxterms Reed-Muller RSE	




Original (A)



Example:
Ideal concatenate where
of outputs = # of inputs




Circuit to Concatenate (B)





New Concat Circuit






Original (A)

Example:
Created with Pad Option =
Use Random Method



New Concat Circuit

What to do with these 2 outputs?
Specify Pad Options



Circuit to Concatenate (B)








Original (A)

Example:


Created with Pad Option =
Pad Random Gate from Output Level + 1 from A
Fill Options: Append Bits to B



What to do with these 3 inputs?
Specify Fill and Pad Options



New Concat Circuit




Circuit to Concatenate (B)









Original (A)



Circuit to Merge (B)




New Merge Circuit



MSB Append


LSB Append









Original (A)



Circuit to Merge (B)





Merges two circuits with the same # of inputs:

The inputs are assumed to be symmetrical for both circuits (A and B)

The merge attempts to match the fan-in of gates and gate types of the circuit to merge with the fan-in gates and gate types of the original


Resulting circuit will have the same # of inputs and output size equal to $|outputs\ A| + |outputs\ B|$

Produces a circuit with functionally equivalent outputs as that of A and B, using the same inputs space as A and B




New merge circuit

Original (A)




Circuit to Merge (B)



These gates have identical type and input fan-in as those of the original (A)


New merge circuit



New circuit is renumbered...







INPUT(1)
INPUT(2)
INPUT(3)
INPUT(4)
INPUT(5)
INPUT(6)
INPUT(7)
INPUT(8)


OUTPUT(11)
OUTPUT(12)

9 = AND(1,3,5,7,8)
10 = OR(2,4,6)
11 = XOR(9,10,1,8)
12 = NAND(10,1,3)




INPUT(0)
INPUT(1)
INPUT(2)
INPUT(3)
INPUT(4)
INPUT(5)
INPUT(6)
INPUT(7)

OUTPUT(18)
OUTPUT(15)



8=AND(0,2)
9=OR(1,3)
10=OR(5,9)
11=AND(4,8)
12=AND(6,11)
13=AND(10,0)
14=AND(7,12)
15=NAND(2,13)
16=XOR(14,10)
17=XOR(0,16)
18=XOR(7,17)












Decomposed file names are automatically assigned based on circuit name


Decomposes a circuit by functional output: one circuit is produced for each output, keeping appropriate gates from original circuit

To keep the original number of inputs, check “Preserve Inputs”






With “Preserve Inputs”




Decomposes a circuit by functional output: one circuit is produced for each output, keeping appropriate gates from original circuit

To keep the original number of inputs, check “Preserve Inputs”



Generates logically redundant gates...




Generates logically redundant gates...







Without “Preserve Inputs”



Decomposes a circuit by functional output: one circuit is produced for each output, keeping appropriate gates from original circuit

To keep the original number of inputs, check “Preserve Inputs”







Transforms each gate into a NAND-only or NOR-only representation:

For NAND-only, NAND gates are obviously left unchanged and the same applies for NOR-only and NOR gates

Options:

Use Redundant Input



Use Inverters

Use Constant Gates


These options allow for inverters or constant gates to be generated in the transform. Redundant inputs means that a gate can have more than one fan-in from a predecessor gate.

Transform NOTs: means that NOT gates will be transformed into equivalent NAND- or NOR-only forms






Transform BUFFERS: means that BUFFERS will be transformed into an equivalent NAND- or NOR-only form



NOR transform with no options




NOR transform with various options








Transforms each gate into a NAND-only or NOR-only representation, but choose randomly which transform to use...



INPUT (1)
INPUT (2)
INPUT (3)
INPUT (4)
INPUT (5)

OUTPUT (8)
OUTPUT (9)
OUTPUT (10)

6 = AND(1, 2, 3)
7 = OR(4, 5)
8 = XOR(6, 7)
9 = NOR(1, 8)
10 = NAND(2, 8)









INPUT(1)
INPUT(2)
INPUT(3)
INPUT(4)
INPUT(5)

OUTPUT(8)
OUTPUT(9)
OUTPUT(10)

6 = AND(1,2,3)
7 = OR(4,5)
8 = XOR(6,7)
9 = NOR(1,8)
10 = NAND(2,8)



Random
basis
transforms








Example: 2-bit adder

INPUT (1)
INPUT (2)
INPUT (3)
INPUT (4)
INPUT (5)

OUTPUT (16)
OUTPUT (10)
OUTPUT (17)

6=XOR(1,3)
7=XOR(2,4)
9=NOT(7)
10=XOR(5,7)
11=AND(5,7)
8=NOT(6)
12=AND(3,8)
13=AND(4,9)
14=OR(11,13)
15=AND(14,6)
16=XOR(14,6)
17=OR(15,12)






Transforms a circuit into its **Sum-of-Products (unreduced)** equivalent 2-level circuit representation

INPUT (0)
 INPUT (1)
 INPUT (2)
 INPUT (3)
 INPUT (4)

 OUTPUT (42)
 OUTPUT (41)
 OUTPUT (43)



 5=NOT (4)
 6=NOT (0)
 7=NOT (3)
 8=AND (0,1,2,3,4)
 9=NOT (1)
 10=NOT (2)
 11=AND (6,1,2,7,5)
 12=AND (6,9,2,7,5)
 . . .
 . . .
 . . .
 39=AND (6,9,2,3,5)
 40=AND (6,1,2,7,4)
 41=OR (18,36,38,39,28,17,11,31,24,25,20,32,15,16,29,8)
 42=OR (21,12,38,39,33,22,17,11,35,24,25)



INPUT (1)
 INPUT (2)
 INPUT (3)
 INPUT (4)
 INPUT (5)

 OUTPUT (16)
 OUTPUT (10)
 OUTPUT (17)

 6=XOR (1,3)
 7=XOR (2,4)
 9=NOT (7)
 10=XOR (5,7)
 11=AND (5,7)
 8=NOT (6)
 12=AND (3,8)
 13=AND (4,9)
 14=OR (11,13)
 15=AND (14,6)
 16=XOR (14,6)
 17=OR (15,12)






Transforms a circuit into its **Product-of-Sums (unreduced)** equivalent 2-level circuit representation

INPUT (0)
 INPUT (1)
 INPUT (2)
 INPUT (3)
 INPUT (4)

 OUTPUT (41)
 OUTPUT (42)
 OUTPUT (43)



 5=NOT (1)
 6=NOT (0)
 7=NOT (4)
 8=NOT (3)
 9=OR (0,1,2,3,4)
 10=NOT (2)
 11=OR (0,1,10,3,4)
 12=OR (0,5,2,8,4)
 13=OR (6,1,10,3,7)
 . . .
 . . .
 . . .
 39=OR (6,5,2,3,4)
 40=OR (0,5,2,8,7)
 41=AND (9,19,17,15,20,25,36,37,34,31,13,21,16,24,32,18)
 42=AND (9,27,11,15,33,12,25,36,38,34,31,29,16,24,28,26)
 43=AND (9,19,17,27,11,14,23,20,33,12,40,30,38,22,35,39)



INPUT (1)
 INPUT (2)
 INPUT (3)
 INPUT (4)
 INPUT (5)


 OUTPUT (16)
 OUTPUT (10)
 OUTPUT (17)

 6=XOR (1,3)
 7=XOR (2,4)
 9=NOT (7)
 10=XOR (5,7)
 11=AND (5,7)
 8=NOT (6)
 12=AND (3,8)
 13=AND (4,9)
 14=OR (11,13)
 15=AND (14,6)
 16=XOR (14,6)
 17=OR (15,12)





Transforms a circuit into its Ring Sum Expansion [RSE] (**unreduced**) equivalent 2-level circuit representation



INPUT (1)
INPUT (2)
INPUT (3)
INPUT (4)
INPUT (5)

OUTPUT (16)
OUTPUT (10)
OUTPUT (17)


6=XOR (1 , 3)
7=XOR (2 , 4)
9=NOT (7)
10=XOR (5 , 7)
11=AND (5 , 7)
8=NOT (6)
12=AND (3 , 8)
13=AND (4 , 9)
14=OR (11 , 13)
15=AND (14 , 6)
16=XOR (14 , 6)
17=OR (15 , 12)



INPUT (0)
INPUT (1)
INPUT (2)
INPUT (3)
INPUT (4)

OUTPUT (44)
OUTPUT (45)
OUTPUT (46)

5=NOR (0 , 2)
6=AND (0 , 1 , 2 , 3 , 4)
7=NOT (5)
8=XOR (5 , 7)
9=XOR (0 , 8)
10=XOR (2 , 8)
11=XOR (3 , 8)
12=XOR (1 , 8)
13=XOR (4 , 8)
14=AND (0 , 1 , 10 , 11 , 13)
15=AND (9 , 1 , 10 , 3 , 4)
.
.
.
42=AND (0 , 12 , 2 , 3 , 13)
43=AND (0 , 1 , 10 , 11 , 4)
44=XOR (19 , 29 , 17 , 38 , 26 , 25 , 15 , 30 , 21 , 33 , 35 , 34 , 14 , 39 , 27 , 6)
45=XOR (22 , 16 , 17 , 38 , 20 , 15 , 30 , 41 , 33 , 35 , 32 , 42 , 14 , 18 , 37 , 6)
46=XOR (28 , 23 , 36 , 41 , 40 , 24 , 32 , 42 , 34 , 43 , 31 , 18 , 37 , 39 , 27 , 6)





Transforms a circuit into one possible
And-Inverter Graph [AIG] (**unreduced**)
equivalent representation



INPUT (1)
INPUT (2)
INPUT (3)
INPUT (4)
INPUT (5)

OUTPUT (16)
OUTPUT (10)
OUTPUT (17)

29=AND (1, 3)
66=NOT (1)
25=AND (4, 5)

. . .
. . .
. . .

48=NOT (47)
35=AND (28, 34)
63=AND (28, 32)
36=NOT (35)
64=NOT (63)
10=NOT (62)
49=AND (36, 48)
65=AND (30, 64)
16=NOT (49)
17=NOT (65)







INPUT (1)
INPUT (2)
INPUT (3)
INPUT (4)
INPUT (5)

OUTPUT (16)
OUTPUT (10)
OUTPUT (17)

6=XOR (1, 3)
7=XOR (2, 4)
9=NOT (7)
10=XOR (5, 7)
11=AND (5, 7)
8=NOT (6)
12=AND (3, 8)
13=AND (4, 9)
14=OR (11, 13)
15=AND (14, 6)
16=XOR (14, 6)
17=OR (15, 12)

AIGs are not necessarily
canonical





Sum-of-Minterms (reduced SOP)
Product-of-Maxterms (reduced POS)
ReedMuller (reduced RSE)




INPUT OUTPUT CONST NOT BUFFER AND NAND OR NOR XOR XNOR FF






Transforms a circuit based on its Espresso reduction (SOP factors) and equivalent BENCH



INPUT (1)
INPUT (2)
INPUT (3)
INPUT (4)
INPUT (5)

OUTPUT (16)
OUTPUT (10)
OUTPUT (17)


6=XOR (1, 3)
7=XOR (2, 4)
9=NOT (7)
10=XOR (5, 7)
11=AND (5, 7)
8=NOT (6)
12=AND (3, 8)
13=AND (4, 9)
14=OR (11, 13)
15=AND (14, 6)
16=XOR (14, 6)
17=OR (15, 12)





Transforms a circuit based on its Espresso reduction and equivalent BENCH


There are 8 possible synthesis options based on SOP/POS and basis gate type




INPUT (1)
INPUT (2)
INPUT (3)
INPUT (4)
INPUT (5)

OUTPUT (16)
OUTPUT (10)
OUTPUT (17)


6=XOR (1, 3)
7=XOR (2, 4)
9=NOT (7)
10=XOR (5, 7)
11=AND (5, 7)
8=NOT (6)
12=AND (3, 8)
13=AND (4, 9)
14=OR (11, 13)
15=AND (14, 6)
16=XOR (14, 6)
17=OR (15, 12)




SOP-AND




SOP-NAND




SOP-OR




SOP-NOR




ORIGINAL




POS-AND




POS-NAND




POS-OR



POS-NOR





ORIGINAL





Transforms a circuit based on its misll reduction (SOP factors) and equivalent BENCH

Gates are mapped according to the pet.genlib technology map



INPUT (1)
INPUT (2)
INPUT (3)
INPUT (4)
INPUT (5)

OUTPUT (16)
OUTPUT (10)
OUTPUT (17)


6=XOR (1, 3)
7=XOR (2, 4)
9=NOT (7)
10=XOR (5, 7)
11=AND (5, 7)
8=NOT (6)
12=AND (3, 8)
13=AND (4, 9)
14=OR (11, 13)
15=AND (14, 6)
16=XOR (14, 6)
17=OR (15, 12)

```
GATE zero0O=CONST0;
GATE one0O=CONST1;
GATE inv12O=!a;PIN * INV 1 999 0.9 0.3 0.9 0.3
GATE and23O=a*b;PIN * NONINV 1 999 1 0.2 1 0.2
GATE and34O=a*b*c;PIN * NONINV 1 999 1 0.2 1 0.2
GATE and45O=a*b*c*d;PIN * NONINV 1 999 1 0.2 1 0.2
GATE or23O=a+b;PIN * NONINV 1 999 1 0.2 1 0.2
GATE or34O=a+b+c;PIN * NONINV 1 999 1 0.2 1 0.2
GATE or45O=a+b+c+d;PIN * NONINV 1 999 1 0.2 1 0.2
GATE nand23O=! (a*b);PIN * INV 1 999 1 0.0 2 1 0.0 2
GATE nand34O=! (a*b*c);PIN * INV 1 999 1.1 0.3 1.1 0.3
GATE nand45O=! (a*b*c*d);PIN * INV 1 999 1.4 0.4 1.4 0.4
GATE nor23O=! (a+b);PIN * INV 1 999 1.4 0.5 1.4 0.5
GATE nor34O=! (a+b+c);PIN * INV 1 999 2.4 0.7 2.4 0.7
GATE nor45O=! (a+b+c+d);PIN * INV 1 999 3.8 1.0 3.8 1.0
GATE xor25O=a!b+a*b;PIN * UNKNOWN 2 999 1.9 0.5 1.9 0.5
GATE xor25O=a!b+a*b;PIN * UNKNOWN 2 999 1.9 0.5 1.9 0.5
GATE xnor25O=a*b+a!b;PIN * UNKNOWN 2 999 2.1 0.5 2.1 0.5
GATE xnor25O=a*b+a!b;PIN * UNKNOWN 2 999 2.1 0.5 2.1 0.5
```







Transforms a circuit based on its ABC synthesis and equivalent BENCH
9 different synthesis scripts in ABC...




RESYN




RESYN-2



RESYN-2A




RESYN-2RS







Transforms a circuit based on its ABC synthesis and equivalent BENCH
9 different synthesis scripts in ABC...




RESYN3




COMPRESS




COMPRESS2





Transforms a circuit based on its ABC synthesis and equivalent BENCH
9 different synthesis scripts in ABC...



CHOICE



CHOICE2





Components:


Circuit Partitioner

Subgraph Enumeration

Semantic Component Identification

Structural Component Identification


View Module Library






Pick the # of partitions first, then
select RESET PARTITIONS

Once partitions are chosen with gates
associated with each partition, Select a
partition file to save it in, then choose Export





Once all gates are assigned to at least 1 partition, and all partitions have at least 1 gate, there is a valid partitioning of the circuit gate set





With save file Selected and Exported, a text file will contain the partition information

1: 19 47 51 52 53 54
2: 20 21 22 23 28 29 30 31 32 38 39 40 43 48
3: 24 25 33 34 41 42 44 45
4: 26 27 35 36 46 49
5: 17 18 37 50

Program Encryption Toolkit

File Edit BENCH Generate Transform Build Utilities Components Variations Reductions Libraries CIRCLIB Help

Stats Visual (X)= Function Form Crypto

Graph Schematic Image

[TT BUILDER] sampleCircuit4-2 [BENCH] sampleCircuit4-2 [PARTITION]

of Partitions: 5 ☒ Valid Partitions

Save partitions: s:\Todd\Documents\sampleCircuit4-2.partitions.txt

RESET PARTITIONS

{ 17 18 37 50 }

Partitions

1
2
3
4
5

Assign View

Console

```

sampleCircuit4-2
chooseopen(): File Selected = C:\Users\Todd\Documents\sampleCircuit4-2.partitions.txt
    
```



[MODULE LIBRARY] [c17 [BENCH]] [c17 [SUBGRAPH]]

Enumeration Algorithm: Relaxed ☐ Relax Containment

Algorithm Options Selected IO Sizes Verbose/Debug

Enumerate # of Enumerated Subgraphs: 26 Enumeration Time: 00h: 00m: 00s: 112172757ns

Subgraphs

- 11
 - [11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
 - [11, 10, 9, 8, 7, 6, 5, 2]
 - [11, 10, 9, 8, 6, 3, 1]
 - [11, 10, 9, 8, 6]
 - [11, 9, 8, 7, 6, 5, 4, 3, 2, 1]
 - [11, 9, 8, 7, 5, 4, 3, 2]
 - [11, 9, 8, 7, 5, 2]
 - [11, 9, 8]
- 10
 - 9
 - [9, 8, 7, 6, 5, 4, 3, 2, 1]
 - [9, 8, 7, 5, 4, 3, 2]
 - [9, 8, 7, 5, 2]
 - [9, 7, 6, 5, 4, 3, 1]
 - [9, 7, 5, 4, 3]
 - [9, 7, 5]
- 8
 - 7
 - [7, 6, 4, 3, 1]
 - [7, 4, 3]
- 6

Legend:

- Green = INPUTS to component
- Yellow = INTERMEDIATE gates
- Red = OUTPUT ports of component

Enumerated Subgraph Details:

```
INPUT (1)
INPUT (2)
INPUT (3)
INPUT (4)
INPUT (5)

OUTPUT (10)
OUTPUT (11)

7=NAND (3, 4)
6=NAND (1, 3)
9=NAND (7, 5)
8=NAND (2, 7)
11=NAND (8, 9)
10=NAND (6, 8)
```

Can be used to save enumerations for later use in component identification


Enumerated Vertices Circuit Graph

Save Context (img) Save Components (img) Save Subgraph (txt) Save Enumerations (txt) Save Circuit






- 7 different algorithms for enumeration=>
 - Relax containment: algorithms can required a component to be fully contained



- Generation options:



- All subgraphs OR limit enumeration to subgraphs of a given size (size includes inputs, outputs, and intermediate nodes of represented subcircuit)
- Maximum recursion depth: for certain algorithms, used to control the amount of recursion for exploring subgraphs from a given starting node



Use a pre-generated enumeration file instead of enumerating from scratch

Component Identification Options Subgraph Enumeration Options

☒ Enumerate Subgraphs ☐ Use Enumerated Vertices File Enumerated Vertices File: BROWSE

Enumeration Module Library Options

Identify Components

of Enumerated Subgraphs: 26 # of Identified Components: 7
 Enumeration Time: 00h: 00m: 00s Identify Time: 00h: 00m: 03s

Comparing subcircuit [26] Family: 2-1 Result: MATCH [NAND]

Components

- c17
 - [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]
 - NAND
 - [8, 9, 11]
 - [6, 8, 10]
 - [5, 7, 9]
 - [2, 7, 8]
 - [3, 4, 7]
 - [1, 3, 6]

All matched components from Module Library

Enumerated Vertices Identified Components Circuit Graph

Save Enumerations (txt) Save Components (txt)





Module Library: use the default module library provided with PET or create your own version

Component Identification Options Subgraph Enumeration Options

☒ Use Default Library Path Module Library Path: BROWSE

Enumeration Module Library Options

Limit the components that are matched by I/O size:

- If checked: provide an INPUT/OUTPUT size
- All components with these sizes OR LESS will be compared
- Strictly equal: compare components with EXACTLY the INPUT/OUTPUT size specified

Component Identification Options Subgraph Enumeration Options

☐ Identify components with I/O: Input Size: Output Size: ☐ Strictly Equal ☐ Verbose ☐ Debug

Enumeration Module Library Options



Component Identification Options

☒ Use ABC Equivalence
 ☐ Identify components with I/O:
 Input Size:
Output Size:
☐ Strictly Equal
 ☐ Verbose
 ☐ Debug

Enumeration
Module Library
Options

Identify Components

of Enumerated Subgraphs: 93
Enumeration Time: 00h: 00m: 00s

of Identified Components: 58
Identify Time: 00h: 00m: 15s

Comparing subcircuit [93] Family: 6-3 Result: MATCH [6-3-comparator]

Components

fullAdder

- [2, 5, 19, 21, 25, 38, 39, 50]

mux-4-1

- [7, 8, 10, 15, 28, 29, 41, 42, 58, 61, 64, 66, 67, 8, 11, 18, 26, 30, 39, 43, 44, 51, 59, 62, 63, 7, 8, 14, 22, 24, 27, 31, 40, 45, 46, 52, 57, 58]

AND-3

- [1, 2, 3, 10, 11, 14]

AND-4

- [1, 2, 3, 4, 5, 6, 15, 18, 22]

AND-5

- [1, 2, 3, 4, 5, 6, 16, 19, 21, 24, 25, 38, 39, 50]

NOR-6

- [1, 2, 3, 4, 5, 6, 9, 12, 13, 17, 20, 23, 32, 33]

halfAdder

- [1, 2, 3, 4, 5, 6, 15, 18, 22]

OR-3

- [1, 2, 3, 4, 5, 6, 15, 18, 22]

OR-4

- [1, 2, 3, 4, 5, 6, 15, 18, 22]

halfSubtractor

- [1, 2, 3, 4, 5, 6, 15, 18, 22]

XOR-3

- [1, 2, 3, 4, 5, 6, 15, 18, 22]

3-3-negation

- [1, 2, 3, 4, 5, 6, 15, 18, 22]

6-3-and

- [1, 2, 3, 4, 5, 6, 15, 18, 22]

6-3-adder-nocarry

- [1, 2, 3, 4, 5, 6, 15, 18, 22]

6-3-comparator

- [1, 2, 3, 4, 5, 6, 9, 12, 13, 17, 20, 23, 32, 33]

Enumerated Vertices
Identified Components
Circuit
Graph

Save Enumerations (txt)
Save Components (txt)



- Subgraph enumeration is $N!$, where N is size of circuit
 - So... ALL enumeration algorithms return approximations of total subgraphs that have the best potential to be a valid subcircuit component
 - The LARGER the starting circuit, the LARGER the # of subgraphs enumerated: memory and time tradeoffs begin to occur around 100K subcircuits
- Component identification is constrained by time and the # input/output size of the components being compared from the Module Library
 - Each enumerated subgraph is compared against a component from the library with a matching input size and output size
 - The match process generates all possible combinations of input ordering with all possible combinations of output orderings
 - This results in an $X! * Y!$ number of combinations, where X is input size and Y is output size of the component being compared against
 - Therefore, components with about 6 or 7 inputs will take longer for any given comparison
- Based on the current implementations, it may be likely you will run into Java heap space or GC overhead limit exceptions
- Even with adequate RAM and specification of JVM options to utilize the space, time becomes the limiting factor for experiments



- Structural identification is much like semantic identification in terms of options:

Component Identification Options Subgraph Enumeration Options

Experiment Directory: C:\Users\Todd\Documents\ BROWSE

Experiment Enumeration Options Exports

Component Identification Options Subgraph Enumeration Options

Enumeration Algorithm: Basic White ☐ Relax Containment

Algorithm Options Verbose/Debug

- Subgraphs are enumerated using a standard enumeration algorithm (1 of 7 must be selected)
- Identification involves finding common structures (not tied to any specific known component)





Stats Visual Function Form Crypto

Graph Schematic Image

[TT BUILDER] sampleCircuit4-2 [BENCH] sampleCircuit4-2 [PARTITION] sampleCircuit4-2 [STRUCT-COMPID]

Component Identification Options Subgraph Enumeration Options

Experiment Directory: C:\Users\Todd\Documents\ BROWSE

Experiment Enumeration Options Exports

Identify Components # of Enumerated Subgraphs: 394
Enumeration Time: 00h: 00m: 00s

Components

- 2-1 [1]AND[2]NOT1
 - [21, 25]
 - [26, 30]
 - [39, 41]
 - [24, 28]
 - [14, 19]
 - [40, 42]
 - [11, 17]
 - [10, 16]
 - [8, 13]
 - [12, 18]
 - [29, 33]
 - [15, 20]
- [1]NOT1[2]AND2
 - [33, 36]
 - [20, 24]
 - [17, 21]
 - [38, 40]
 - [25, 29]
- 3-2 [1]AND2AND2[2]NOT1
 - [12, 15, 18]
 - [8, 12, 13]
 - [29, 34, 37]
 - [21, 23, 27]
 - [29, 33, 34]
 - [21, 23, 25]

Enumerated Vertices Identified Components Circuit Graph


Save Enumerations (txt) Save Components (txt)

Console

node user object type: java.util.ArrayList
Orientation Type: HIEARCHICAL

Structural components sorted by input/output size


Module library is specially formatted directory with components used in components identification experiments: components are arranged by input/output size and are defined as BENCH circuits







First: Load or create BENCH file with < 4 inputs





BENCH->Crypto Analysis->Properties from main menu

Program Encryption Toolkit

File Edit BENCH Generate Transform Build Utilities Components Variations Reductions Libraries CIRCLIB Help

Visual Function Form Crypto SAT

Properties Correlation

Variables: 3 # Vectors: 8 # Functions in Family: 256

of Variables / # of Vectors (2^n) / # of functions in family ($2^{(2^n)}$)

Algebraic Normal Form (ANF):
 $F_0(x_1, x_2, x_3) = x_2 \wedge x_2 x_3 \wedge x_1 \wedge x_1 x_2 x_3$

Algebraic Normal Form of signature

Inverted ANF:
 $F_0(x_1, x_2, x_3) = 1 \wedge x_2 \wedge x_2 x_3 \wedge x_1 \wedge x_1 x_2 x_3$

Inverted Algebraic Normal Form of signature

Function Signature:
 00101100

Function Signature (output column of truth table)

Walsh Hadamard Transformation:
 2 -2 -2 2 2 -2 6 2

Walsh Hadamard Transform

Function Properties

Const 0: ☒ Const 1: ☒ Negated: ☒
 Linear: ☒ Monotone: ☒ Balanced: ☒
 Affine: ☒ Bent: ☒

% Prob of 1 output: 0.63
 Hamming Weight: 3
 Algebraic Degree: 3

% Prob of 0 output: 0.38
 Bias: 2
 Nonlinearity: 1

Algebraic Immunity

Immunity: 2

Compare To

BENCH File:

Hamming Distances:

Rankings:

Constant Zero or Constant One
Negated
Linear
Monotonic
Balanced
Affine
Bent

% Probability of 1 output
% Probability of 0 output
Hamming Weight
Bias
Algebraic Degree
Nonlinearity

Console

```
JKFF: 0
TFF: 0
SRFF: 0
Circuit Depth: 3
Size of Largest Level: 3
Size of Largest Intermediate Level: 3
Maximum Fan-In: 3
Maximum Fan-Out: 3
Average Fan-In: 2.1
Average Fan-Out: 1.3

Callback: [cryptoproperties]
[stateChanged] Tab: 0
setCryptoCorrelationPanel(): null anf
```



Properties Correlation

Variables: 3 # Vectors: 8 # Functions in Family: 256

Algebraic Normal Form (ANF):

$$F_0(x_1, x_2, x_3) = 1 \oplus x_2x_3 \oplus x_1 \oplus x_1x_3$$

Inverted ANF:

$$F_0(x_1, x_2, x_3) = x_2x_3 \oplus x_1 \oplus x_1x_3$$

Function Signature:

11100100

Walsh Hadamard Transformation:

0 0 -4 4 -4 -4 0 0

Function Properties

Const 0: <input checked="" type="checkbox"/>	Const 1: <input checked="" type="checkbox"/>	Negated: <input checked="" type="checkbox"/>
Linear: <input checked="" type="checkbox"/>	Monotone: <input checked="" type="checkbox"/>	Balanced: <input checked="" type="checkbox"/>
Affine: <input checked="" type="checkbox"/>	Bent: <input checked="" type="checkbox"/>	
% Prob of 1 output: 0.50	% Prob of 0 output: 0.50	
Hamming Weight: 4	Bias: 0	
Algebraic Degree: 2	Nonlinearity: 2	

Algebraic Immunity

Immunity: 3

Properties Correlation

Variables: 4 # Vectors: 16 # Functions in Family: 65536

Algebraic Normal Form (ANF):

$$F_0(x_1, x_2, x_3, x_4) = 1 \oplus x_3 \oplus x_3x_4 \oplus x_2 \oplus x_2x_3 \oplus x_2x_3x_4 \oplus x_1 \oplus x_1x_2 \oplus x_1x_2x_3$$

Inverted ANF:

$$F_0(x_1, x_2, x_3, x_4) = x_3 \oplus x_3x_4 \oplus x_2 \oplus x_2x_3 \oplus x_2x_3x_4 \oplus x_1 \oplus x_1x_2 \oplus x_1x_2x_3$$

Function Signature:

1101000000100011

Walsh Hadamard Transformation:

4 0 4 0 -4 0 -4 0 0 4 -8 -4 -8 4 0 -4

Function Properties

Const 0: <input checked="" type="checkbox"/>	Const 1: <input checked="" type="checkbox"/>	Negated: <input checked="" type="checkbox"/>
Linear: <input checked="" type="checkbox"/>	Monotone: <input checked="" type="checkbox"/>	Balanced: <input checked="" type="checkbox"/>
Affine: <input checked="" type="checkbox"/>	Bent: <input checked="" type="checkbox"/>	
% Prob of 1 output: 0.63	% Prob of 0 output: 0.38	
Hamming Weight: 6	Bias: 4	
Algebraic Degree: 3	Nonlinearity: 4	

Algebraic Immunity

Immunity: TBD

Properties Correlation

Variables: 2 # Vectors: 4 # Functions in Family: 16

Algebraic Normal Form (ANF):

$$F_0(x_1, x_2) = x_1x_2$$

Inverted ANF:

$$F_0(x_1, x_2) = 1 \oplus x_1x_2$$

Function Signature:

0001

Walsh Hadamard Transformation:

2 2 2 -2

Function Properties

Const 0: <input checked="" type="checkbox"/>	Const 1: <input checked="" type="checkbox"/>	Negated: <input checked="" type="checkbox"/>
Linear: <input checked="" type="checkbox"/>	Monotone: <input checked="" type="checkbox"/>	Balanced: <input checked="" type="checkbox"/>
Affine: <input checked="" type="checkbox"/>	Bent: <input checked="" type="checkbox"/>	
% Prob of 1 output: 0.75	% Prob of 0 output: 0.25	
Hamming Weight: 1	Bias: 2	
Algebraic Degree: 2	Nonlinearity: 1	

Algebraic Immunity

Immunity: 2

For n=4 inputs, AI has to be explicitly computed



Program Encryption Toolkit

File Edit BENCH Generate Transform Build Utilities Components Variations Reductions Libraries CIRCLIB Help

Stats Visual Form Crypto SAT

Properties Correlation

Variables: 2 # Vectors: 4 # Functions in Family: 16

Algebraic Normal Form (ANF):

$F_0(x_1, x_2) = x_1 x_2$

Inverted ANF:

$F_0(x_1, x_2) = 1 \wedge x_1 x_2$

Function Signature:

0001

Walsh Hadamard Transformation:

2 2 2 -2

Function Properties

Const 0: <input checked="" type="checkbox"/>	Const 1: <input checked="" type="checkbox"/>	Negated: <input checked="" type="checkbox"/>
Linear: <input checked="" type="checkbox"/>	Monotone: <input checked="" type="checkbox"/>	Balanced: <input checked="" type="checkbox"/>
Affine: <input checked="" type="checkbox"/>	Bent: <input checked="" type="checkbox"/>	

% Prob of 1 output: 0.75
Hamming Weight: 1
Algebraic Degree: 2

% Prob of 0 output: 0.25
Bias: 2
Nonlinearity: 1

Algebraic Immunity

Immunity: 2 Compute

Compare To

BENCH File: SELECT

Hamming Distances:

Distance: 3 [F0]: Signature: 0110
Distance: 0 [F1]: Signature: 0001

Rankings:

< [F0] Signature: 0110
= [F1] Signature: 0001

F0

14 [BENCH]

```
#
# 2 inputs
# 1 output
# 0 inverters
# 0 buffers
# 0 constant1
# 0 constant0
#
# Total gates: 11
# Intermediate nodes: 11
#   ANDs: 6
#   ORs: 3
#   XORs: 0
#   NANDs: 1
#   NORs: 1
#   NXORs: 0
#   DFF: 0
#   JKFF: 0
#   TFF: 0
#   SRFF: 0
#
INPUT(0)
INPUT(1)
OUTPUT(12)
```

Size of Largest Level: 2
Size of Largest Intermediate Level: 2
Maximum Fan-In: 2
Maximum Fan-Out: 2
Average Fan-In: 2.0
Average Fan-Out: 1.0

Select another BENCH file to compare hamming distances of functions and rankings of signature (<, ==, >)

Supports BENCH with multiple outputs, will compare each independently

If the BENCH has multiple outputs, each output function gets its own properties and correlation tab



BENCH->Crypto Analysis->Correlation from main menu

of Variables / # of Vectors (2^n) / # of functions in family ($2^{(2^n)}$)

Algebraic degree, Max Walsh Coefficient, ANF of function

Correlation: Select Order, then click Compute

Annihilators Count

Functions Less Than Count

Affine Functions in Family Count / Minimum Distance to Affine Functions

All Functions in Family Count

Output function of BENCH

Program Encryption Toolkit

File Edit BENCH Gen Transform Build Utilities Elements Variations Reductions Library

Stats View Function Form Crypto SAT

Properties Correlation

Variables: 2 # Vectors: 4 # Functions in Family: 16

Function

Algebraic Degree: 2 Max Walsh Coefficient: 2

$F_0(x_1, x_2) = x_1 x_2$

Correlation

Compute Order: 1

Correlation Immunity: Order[1] = NO

Key Functions

Compute Annihilators (8)

0010 :: $F_0(x_1, x_2) = x_1 \wedge x_1 x_2$

0100 :: $F_0(x_1, x_2) = x_2 \wedge x_1 x_2$

0110 :: $F_0(x_1, x_2) = x_2 \wedge x_1$

1000 :: $F_0(x_1, x_2) = 1 \wedge x_2 \wedge x_1 \wedge x_1 x_2$

1010 :: $F_0(x_1, x_2) = 1 \wedge x_2$

Compute Functions Less Than (1)

0000 :: $F_0(x_1, x_2) = 0$

Compute Affine Functions (8) / Min Distance: 1

0000 :: D = 1 :: $F_0(x_1, x_2) = 0$

0011 :: D = 1 :: $F_0(x_1, x_2) = x_1$

0101 :: D = 1 :: $F_0(x_1, x_2) = x_2$

0110 :: D = 3 :: $F_0(x_1, x_2) = x_2 \wedge x_1$

1001 :: D = 1 :: $F_0(x_1, x_2) = 1 \wedge x_2 \wedge x_1$

Compute All Functions in Family (16)

0000 :: D = 1 :: $F_0(x_1, x_2) = 0$

0001 :: D = 0 :: $F_0(x_1, x_2) = x_1 x_2$

0010 :: D = 2 :: $F_0(x_1, x_2) = x_1 \wedge x_1 x_2$

0011 :: D = 1 :: $F_0(x_1, x_2) = x_1$

0100 :: D = 2 :: $F_0(x_1, x_2) = x_2 \wedge x_1 x_2$

0101 :: D = 1 :: $F_0(x_1, x_2) = x_2$

0110 :: D = 3 :: $F_0(x_1, x_2) = x_2 \wedge x_1$

0111 :: D = 1 :: $F_0(x_1, x_2) = x_1$

1000 :: D = 1 :: $F_0(x_1, x_2) = 1 \wedge x_2 \wedge x_1 \wedge x_1 x_2$

1001 :: D = 1 :: $F_0(x_1, x_2) = 1 \wedge x_2 \wedge x_1$

1010 :: D = 1 :: $F_0(x_1, x_2) = 1 \wedge x_2$

1011 :: D = 1 :: $F_0(x_1, x_2) = 1 \wedge x_2 \wedge x_1$

1100 :: D = 1 :: $F_0(x_1, x_2) = 1 \wedge x_1 \wedge x_2$

1101 :: D = 1 :: $F_0(x_1, x_2) = 1 \wedge x_1 \wedge x_2$

1110 :: D = 1 :: $F_0(x_1, x_2) = 1 \wedge x_1$

1111 :: D = 1 :: $F_0(x_1, x_2) = 1$

12 [BENCH]

#

2 inputs

1 output

0 inverters

0 buffers

Total gates: 11

Intermediate nodes: 11

ANDs: 6

NORs: 1

NXORs: 0

DFF: 0

JKFF: 0

TFF: 0

SRFF: 0

#

INPUT(0)

INPUT(1)

OUTPUT(12)

2=OR(0,1)

3=NAND(1,0)

4=AND(0,1)

5=AND(1,0)

6=OR(0,0)

7=NOR(5,3)

8=AND(2,0)

9=AND(6,4)

10=AND(4,7)

11=OR(9,10)

12=AND(8,11)

Console

Size of Large

Size of Largest Intermediate Level: 2

Maximum Fan-In: 2

Maximum Fan-Out: 2

Average Fan-In: 2.0

Average Fan-Out: 1.0

Callback: [

CryptoCorre

Correlation

[stateChang

setCryptoCo


CryptoCorrelationPanel::refreshUI()

CorrelationProperties::refreshUI() anf





Circuit Variations:



- Iterative Selection/Replacement
 - Random Circuit
 - Random Boolean Logic Expansion
- Deterministic
 - Boundary Blur
 - Component Fusion
 - Component Encryption
- Program Encryption
- Polymorphic Gates
- Logic Encryption
- Insert AND Tree
- Utilities->Permutation Circuits






- **Random** variation techniques may (or may not) hide certain design information
- **Deterministic** variation techniques are geared at **hiding components**
 - Boundary Blurring
 - Component Fusion
 - Component Encryption
- Some variation techniques can hide the complete design elements of a circuit
 - Virtual Black Box (Synthesis)
 - Polymorphic Gates / Functional Polymorphism
- Some variation techniques can hide the **full function** of a circuit, if the circuit input size is small enough
 - Program Encryption






- **Structural Polymorphic** generation is easy...
 - **ONE FUNCTION, MANY FORMS...**
 - Combinational logic = straight-line program code / basic blocks








Round: when all gates of a circuit have been replaced through selection/replacement operations

- Three primary options:

- Iteration based
- Round based
- Size based




These options currently **ALL** use random circuit generation for the replacement step





- **The problem:** Given a circuit C_{sub} , **pick** a suitable replacement C_{rep} for it from the same family (same input/output size), but with larger (or smaller) gate size, and that does the same function as C_{sub} (semantic equivalence)
- *If we limit C_{sub} to be small (in gate size), we could iteratively repeat this process of selecting and replacing subcircuits in a larger circuit C*

Iterative Sub-Circuit Selection and Replacement (ISR)





- Create a variant based on a fixed # of iterations (selection/replacement increments)

The screenshot shows the Polymorphic-Iteration software interface. The 'c17c17 [BENCH]' tab is selected. The 'Setup' tab is active, showing the following configuration:

- # of Iterations: 12
- Algorithm Type: Simple Polymorphic
- Show Variants: ☒
- Increment: 5
- Experiment directory: BROWSE
- Decompose Original: ☐

The main text panel displays the circuit description for the 'Original' circuit. The circuit includes 10 inputs, 4 outputs, 12 gates, and a depth of 3. The logic expressions for the gates are as follows:

```
INPUT(0)
INPUT(1)
INPUT(2)
INPUT(3)
INPUT(4)
INPUT(5)
INPUT(6)
INPUT(7)
INPUT(8)
INPUT(9)

OUTPUT(20)
OUTPUT(19)
OUTPUT(21)
OUTPUT(18)

10=NAND(2,3)
11=NAND(0,2)
12=NAND(8,7)
13=NAND(5,7)
14=NAND(1,10)
15=NAND(10,4)
16=NAND(6,12)
17=NAND(9,12)
18=NAND(16,17)
19=NAND(14,15)
20=NAND(11,14)
21=NAND(13,16)
```

A red arrow points to the 'c17c17 [BENCH]' tab in the top tab bar, and another red arrow points to the 'PERFORM VARIATION' button. A text box on the right side of the interface states: 'A BENCH file in a text panel must be selected as the active circuit, which is the starting point for the polymorphic variation'.



Basic walk-through: after picking # of iterations

1. Pick a general selection algorithm type: where or how gates are selected within the circuit

- Simple Polymorphic (uses random gate)

- Random Level

- Output Level

- Largest Level

- Smallest Level

- Fixed Level

2. Show variants and increment #: Create a panel that shows the BENCH and graph of the variant within the GUI. Displays variants based on increment # (i.e., every 1, every 2, every 5, every 10, etc.)



Basic walk-through:

3. Choose an experiment directory (BROWSE)

Original, final, and incremental files will be placed in here

4. Choose whether the original circuit should have decomposed fan-in gates (fan-in will be 2 for all gates if this option is selected)

5. Selection Tab: choose a minimum and maximum selection size (if equal, then only selections of that size are considered)

6. Selection | Smart Strategy: Smart selection will keep track of original gates in the circuit and make future selections from gates that have not been replaced yet



Basic walk-through:

7. Selection | Use random selection algorithm: can override the general selection algorithm chosen to pick a random method each iteration

8. Selection | Maximum selection attempts: based on available gates for selection and the algorithm chosen, it may not be possible to select a subcircuit of a given size.

- This is because some selections, when a replacement circuit is inserted, may induce a cycle in the circuit
- After the max selection attempts are reached, a new selection strategy is chosen (typically, pick 1 or 2 random gates)

9. Selection | Maximum selection input size: selection size is normally based on # of gates, but you can restrict how many inputs a resulting subcircuit can have with this option



Basic walk-through:

10. Selection | Target Level: only enabled for Fixed Level selection algorithm

11. Replacement Tab: Replacement size is the primary driver. For a given selected subcircuit, sets the target size of the replacement circuit. Based on the random generator, the size winds up being multiplied per output of the selected subcircuit. Depending on how many common inputs the circuit size has, it could be less.

12. Replacement | Basis Set: For replacement circuits, sets the kind of gates that are allowed in the circuit.



Basic walk-through:

13. Replacement | Use Smart Random: tells the circuit generator to weed out circuits with redundant logic (dual fan-in gates, repeated gates, etc)

14. Replacement | Max Fan-In: tells the circuit generator how many fan-ins a gate might be allowed

15. Replacement | Max Generation Attempts: if the circuit generator cannot find a replacement within a certain # of generation attempts, the algorithm will abandon the selection and pick a new selected subcircuit (typically happens with larger input/output size subcircuits)



Basic walk-through:

16. Verify Tab: has options for verifying variants. For larger circuits, and Input Vector can be used.


17. Journaling Tab: Saves original, final, and/or intermediate variant files in the experiment directory

- For variants, increment value specifies how often (how many iterations) to go before saving files (every 1, every 2, etc).
- Journal options: each time a save is done, which circuit formats should be saved => BENCH, GraphML, Hierarchical Image, Organic Image, VHDL, UW format
- File naming is handled automatically

17. Debug Tab: Various options for verbose output to the console as the generation process is executing



Example: Original Circuit



Options:

12 Iterations

Algorithm: Simple polymorphic

Show Variants: yes, increment = 1

Selection size min/max = 2

No smart selection

Max selection input size = 4

Replacement Size = 7


No Smart Random

Max Fan-in = 2


Basis = NOR, AND, OR, XOR, NXOR, NOT

Journal: Final, Original,

Variant w/ Increment = 1



Graph of circuit variant



Annotated graph tracks original circuit gates



Options:

12 Iterations
 Algorithm: Simple polymorphic
 Show Variants: yes, increment = 1
 Selection size min/max = 2
 No smart selection
 Max selection input size = 4
 Replacement Size = 7
 No Smart Random
 Max Fan-in = 2
 Basis = NOR, AND, OR, XOR, NXOR, NOT
 Journal: Final, Original,
 Variant w/ Increment = 1

The screenshot displays the 'Iteration Based' software interface. The top menu bar includes 'Status', 'Setup', 'Selection', 'Replacement', 'Verify', 'Journaling', and 'Debug'. The 'Status' tab is active, showing the 'PERFORM VARIATION' progress bar at 100%.

Iteration log: The 'Iteration log' tab shows a list of iterations (v1 to v12) and their corresponding statistics. The 'Original' tab shows the initial circuit statistics: # Number of inputs: 10, # Number of outputs: 4, # Number of constant0: 0, # Intermediate gates: 150, # ANDs: 22, # ORs: 31, # XORs: 24, # NANDs: 7, # NORs: 20, # NXORs: 23, # BUFFERS: 0, # NOTs: 23, # DFFs: 0, # JKFFs: 0, # TFFs: 0, # SRFFs: 0. The 'Final' tab shows the final circuit statistics: # Circuit Depth: 43, # Size of Largest Level: 10, # Size of Largest Intermediate Level: 9, # Minimum Fan-In: 2, # Maximum Fan-Out: 10, Average Fan-In: 1.7, Average Fan-Out: 1.7.


Show Variant tabs: The 'Show Variant tabs' section shows the 'Original' and 'Final' tabs. The 'Original' tab is selected, and the 'Final' tab is also visible.

Final circuit stats: The 'Final circuit stats' section shows the final circuit statistics: # Circuit Depth: 43, # Size of Largest Level: 10, # Size of Largest Intermediate Level: 9, # Minimum Fan-In: 2, # Maximum Fan-Out: 10, Average Fan-In: 1.7, Average Fan-Out: 1.7.

Annotated graph tracks original circuit gates: The 'Annotated graph' section shows the circuit gates and their connections. The gates are listed as: INPUT (0), INPUT (1), INPUT (2), INPUT (3), INPUT (4), INPUT (5), INPUT (6), INPUT (7), INPUT (8), INPUT (9), OUTPUT (20), OUTPUT (19), OUTPUT (32), OUTPUT (165), 12=NAND (8,7), 10=NAND (2,3), 41=OR (1,2), 13=NAND (5,7), 47=AND (0,2), 26=OR (13,10), 17=NAND (9,12), 33=AND (1,10), 107=AND (6,12), 15=NAND (10,41).



Example: Original Circuit



Options:

12 Iterations

Algorithm: Simple polymorphic

Show Variants: yes, increment = 1

Selection size min/max = 2

No smart selection

Max selection input size = 4

Replacement Size = 7


No Smart Random

Max Fan-in = 2

Basis = NOR, AND, OR, XOR, NXOR, NOT


Journal: Final, Original,

Variant w/ Increment = 1





Example: Original Circuit



Options:

Size = 100

Algorithm: Simple polymorphic

Show Variants: yes, increment = 5

Selection size min/max = 2

Use smart selection

Max selection input size = 6

Replacement Size = 8


No Smart Random

Max Fan-in = 3

Basis = NOR, AND, OR, XOR, NXOR, NOT


Journal: Final, Original,

Variant w/ Increment = 1





Example: Original Circuit



Options:

Round = 1

Algorithm: Simple polymorphic

Show Variants: yes, increment = 1

Selection size min/max = 2

Use smart selection

Max selection input size = 6

Replacement Size = 8



No Smart Random

Max Fan-in = 3

Basis = NOR, AND, OR, XOR, NXOR, NOT

Journal: Final, Original,

Variant w/ Increment = 1






• Random Circuit Generation:

- Given a subcircuit C , random generation will take the input/output size of the subcircuit and generate a random circuit with that IO size and some gate size
- Randomly generated circuits are compared against the truth table (signature) of the input circuit C until match is found
- Current engine decomposes multi-output functions and generates a random circuit for each function
- Single function circuits are merged backed together to produce the final replacement circuit
- Random circuit generation is non-deterministic in terms of generating a semantically equivalent circuit in a tractable time limit
- $prob(sig(C) == sig(R_x))$ related to statistical distribution of circuits in a family with a given signature
- Probability of random circuit with matching signature is of the order, where n is the number of inputs and m is the number of outputs:


$$m(1 / 2^{2^n})$$





• Random Boolean Logic Expansion (RBLE):

- Given a subcircuit C, RBLE will take the existing circuit structure and express it as a Boolean logic expression
- Inverse of Boolean logic laws are applied in some random fashion until given constraints of the replacement circuit are met
- Applying logic laws inversely produces “expansion” vs. “reduction” of the logic expression
- Expansions are applied repeatedly on the Boolean logic expression
- Three possible generation policies are defined
 - Fixed: deterministic/most efficient runtime
 - Strict Size: nondeterministic/most precise replacement circuit size
 - Target Size: nondeterministic/





$$g1 = (i0 * i1)'$$

$$1: (0 + (i0 * i1))'$$

$$2: ((i1' * 0) + (i1 * i0))'$$

$$3: ((i1' * (i0 * i0')) + (i1 * i0))'$$

$$4: ((i1' * (i0 * i0')) + (i1 * (i0 * i0)))'$$

$$5: ((i1' * (i0 * i0')) + (i0 * (i1 * i0)))'$$


$$6: ((i0 * (i1' * i0')) + (i0 * (i1 * i0)))'$$

$$7: (((i1' * i0') + (i1 * i0)) * i0)'$$


$$8: ((i1 \wedge i0)' * i0)'$$

$$g1 = ((i1 \wedge i0)' * i0)'$$

Logic
Reduction



Logic
Expansion





- **Fixed:** Apply a “fixed” number of expansions
 - Deterministic/always returns a variant
 - Most efficient/linear runtime
 - Size of ISR variant unpredictable
- **Strict Size:** Apply expansions until a gate size n is reached
 - Non-deterministic/may fail to return a variant (max attempts)
 - Requires trials, which increase run-time (max expansions)
 - Allows precise ISR size estimation
- **Target Size:** Apply expansions until a target gate size n is reached or exceeded
 - Non-deterministic/may fail to return a variant (max attempts),
 - Requires trials, which increase run-time (max expansions)
 - Allows more accurate ISR size estimation



Selection options are the same as for random circuit generation:

c17 [BENCH] c17 [RBLE-ITERATION]

Status Setup Selection Expansion Verify Journaling Debug

Selection Size (min): Selection Size (max): ☐ Smart Selection Strategy ☐ Use Random Selection Algorithm

Algorithm Type: Component Maximum Selection Attempts: 10000 Target Level: 1

Expansion options select FIXED, STRICT, or TARGET

c17 [BENCH] c17 [RBLE-ITERATION]

Status Setup Selection Expansion Verify Journaling Debug

Algorithm Type: FIXED Number of expansions:

☒ Use Smart Random

0%

PERFORM VARIATION

Original	Iterations
Inputs: 5	# 5 inputs
Outputs: 2	# 2 outputs
Gates: 6	# 0 inverters
Depth: 2	# 0 buffers
AND: 0	# 0 constant1
OR: 0	# 0 constant0
NAND: 6	#
NOR: 0	# Total gates: 6
XOR: 0	# Intermediate nodes: 6
NXOR: 0	# ANDs: 0
NOT: 0	# ORs: 0
BUFF: 0	# XORs: 0
	# NANDs: 6
	# NORs: 0
	# NXORs: 0
	# DFF: 0
	# JKFF: 0
	# TFF: 0
	# SRFF: 0
	#
	INPUT(1)
	INPUT(2)
	INPUT(3)
	INPUT(6)
	INPUT(7)


c17 [BENCH] c17 [Graph] c17 [IV]



Fill in:

- Setup/Experiment Directory
- Selection/min and max size
- Expansion/Algorithm Type and option value
- Verify and Journal options

Click PERFORM VARIATION



Summary stats reported at completion

```
#####
GENERATOR TYPE: Iteration Based
VARIATION SUMMARY: SIMPLE EXPANDER [COMPONENT]
#####

Total Time: 0d:0h:0m:5s:594471600
Number of Variants: 10
Original Size/Depth: 6/3
Final Size/Depth: 143/51
Target Iterations: 10
Total Selection Attempts: 90028

Selection Strategy by Iteration:
-----
1: Component Selection
2: Component Selection
3: Component Selection
4: Component Selection
5: Component Selection
6: Component Selection
7: Component Selection
8: Component Selection
9: Component Selection
10: Component Selection

Selected Circuit Type by Iteration:
-----
1: 4-2-3
2: 4-2-2
3: 2-2-2
4: 2-1-2
5: 3-2-2
6: 3-1-2
7: 3-2-2
8: 4-2-2
9: 4-2-2
10: 3-2-2

Selected Gates by Iteration:
-----
1: {11=NAND(3,6),16=NAND(2,11),19=NAND(11,7)}
```







- Deterministic algorithms apply a prescribed set of steps with some elements of pseudo-random choices to achieve a specific goal
- Goal of these algorithms are towards **component hiding**
 - **Defeat algorithms that target semantic identification of components**
- Understanding these algorithms is best done through review of publications where key aspects and experimental results of the algorithms have been disseminated







- **Boundary Blurring**
 - Mutates the type of a gate randomly (for example, from AND to XOR) to change the expected signature at a component boundary
 - Recovery logic is introduced to preserve the original semantics of the gate signal to other gates that depend on it
- **Component Fusion**
 - Circuit must be partitioned into subcircuit “components”
 - In order to work correctly, components must be defined so that original component boundaries are extended
 - Black-box synthesis is performed creating a virtual black box of each new component
- **Component Encryption**
 - Similar to component fusion: circuit must be partitioned into a set of component subcircuits
 - Boundaries of components are encoded and decoded internally
 - An implementation of white-box cryptography, where the circuit is replaced with an internal network of encoded look-up-tables











Mode: ☐ Loaded Partitions ☒ Selected Partitions

Save Partition Set from Partitioner

Export Partition Sets:

Original (P) Experiment Setup Encrypt Options Partition Options Partitions Verify Journaling

GENERATE HIDE OPTIONS

Show Graph

☒ INPUT ☒ OUTPUT ☒ CONST ☒ NOT ☒ BUFFER ☒ AND ☒ NAND ☒ OR ☒ NOR ☒ XOR ☒ XNOR ☒ FF

P [Select] P [BENCH] P [Graph] P [Verify] P [Stats] P [Pre] P [Part] P [Comp]

ALL C0 C1 C2 C3 C4

Hier-1 Hier-2 Hier-3 Hier-4

P' [BENCH] P' [Graph] P' [Verify] P' [Stats] P' [Part] P' [Comp] P' [Encrypt]



This option does not require a selected BENCH circuit to be loaded first


5 Step Process:

- 1) Pick original circuit P
- 2) Generate encryption/decryption circuits E and D
- 3) Compose P and E
- 4) Synthesize P + E (P')
- 5) Compose P' + D for verification






- Basic Overview




P




+

E_k



P''



$f_{P''}$


```
00000000|888
01234567|567
-----
00000000|100
00000001|100
00000010|110
00000011|000
00000100|100
00000101|000
00000110|110
00000111|101
00001000|100
00001001|111
.....
11111100|110
11111101|010
11111110|100
11111111|000
```



Canonical Form
(SOP/POS)
QM Minimization




P'







- A legitimate user of P' can reproduce the functionality of P with the decryption circuit D :






- Some things about P'
 - There is no seam ($P + E$)
 - There are no components related to P or E
 - There is no topology related to P or E
 - There is nothing directly tied to the structure/configuration of P or E
- There is **ONLY** the information necessary to compute:

$$P'(x) = E_K(P(x)), \forall x$$











[MODULE LIBRARY] [c17 [BENCH]] [c17 [SUBGRAPH]] [c17 [COMPONENT-ID]] [c17c17 [BENCH]] [PROGRAM ENCRYPTION]

☒ P ☒ E ☒ D ☒ P+E ☒ P' ☒ P'+D

P Recovery Circuit (P' + D): Research\Circuits-1\c17c17.RECOVERY.bench.txt

E P+E Statistics=> Inputs: 10 Outputs: 4 Size: 120 Depth: 6

D

P+E

P'

P'+D

```
#
# 10 inputs
# 4 outputs
# 14 inverters
# 0 buffers
# 0 constant1
# 0 constant0
#
# Total gates: 106
# Intermediate nodes: 120
# ANDs: 98
# ORs: 8
# XORs: 0
# NANDs: 0
# NORs: 0
# NXORs: 0
# DFF: 0
# JKFF: 0
# TFF: 0
# SRFF: 0
#
INPUT(0)
INPUT(1)
INPUT(2)
INPUT(3)
INPUT(4)
INPUT(5)
INPUT(6)
INPUT(7)
INPUT(8)
INPUT(9)
OUTPUT(100)
```

Program Encryption Error

P and P'+D are semantically equivalent

P'+D [c17c17.RECOVERY]



This option does not require a selected BENCH circuit to be loaded first

This generates permutation circuits (E), with a corresponding decryption circuit (D)

Number of I/O bits: 7

Encryption Permutation: arch\Circuits-1\permutationE-1.bench.txt

Decryption Permutation: arch\Circuits-1\permutationD-1.bench.txt

INPUT (0)
INPUT (1)
INPUT (2)
INPUT (3)
INPUT (4)
INPUT (5)
INPUT (6)

OUTPUT (201)
OUTPUT (196)
OUTPUT (200)
OUTPUT (198)
OUTPUT (199)
OUTPUT (197)
OUTPUT (202)

7=NOT (2)
8=AND (0, 2, 4, 5, 6)
9=NOT (3)
10=NOT (4)
11=NOT (6)
12=AND (0, 1, 2, 4, 5)
13=AND (1, 2, 3, 4, 6)
14=NOT (5)
15=AND (0, 1, 2, 4, 6)
16=NOT (0)
17=AND (1, 2, 3, 4, 5, 6)
18=NOT (1)
19=AND (18, 2, 3, 4, 14, 6)


7 bit example

One-to-one and onto function:


0000000		1222222
0000000		9000000
0123456		9012345

0000000		0010110
0000001		0010011
0000010		0000100
0000011		0001000
0000100		1000011
0000101		1110011
0000110		1110101
0000111		0111011
0001000		0111010
0001001		0000000
0001010		0010000
0001011		0101110
0001100		0100101
0001101		1011110
0001110		0001100
0001111		1100110
0010000		0101011

E




D







- **Functional Polymorphism**
 - **ONE FORM, MANY FUNCTIONS**




This one circuit could produce an AND, OR, XOR, NXOR, NOR, NAND or OTHER functions



NAND Gate

12	4
00	1
01	1
10	1
11	0




Key Bits
Original Inputs

000000	1
012345	9
-----	-
111000	1
111001	1
111010	1
111011	0


“MSB Mode”

Polygate Version





- In circuits: realizable as a “polymorphic gate” or “polygate”



Essentially a BINARY (2-input) GATE
 4 additional inputs **CHOOSE** the function
 The 4 inputs form a “functional key”
 Key must be provided to get correct function
 This form can generate 16 functions on 2 inputs


	AND	XOR	OR	NOR	NXOR	NAND
56						
00	000000	001111	111111	111111	111111	111111
01	000011	111000	001111	001111	001111	001111
10	001100	110011	001100	110011	110011	110011
11	010101	101010	101010	101010	101010	101010

Possible function keys






- Every binary gate (2 input/1 output) is transformed to a polygate component (6 input/1 output)
 - Appropriate key bits must be provided to the polygate component to execute the correct function
 - A polygate is essentially a MULTIPLEXOR component
-
- General idea:
 - Adversary cannot fully determine circuit function without full I/O enumeration
 - The function of the circuit and therefore components are not known without context of the key
-
- Overhead:
 - Depends on MUX chosen
 - 4 additional inputs for every binary gate





1) Setup directory and file information





2) Pick which gates will be transformed

ALL GATES

The screenshot shows the Polygate interface with the 'Gates' tab selected. The 'All Gates' radio button is selected. The '# Random Gates' field is set to 9. A horizontal bar with numbers 0 to 18 is visible, with a blue arrow pointing to the number 9. The 'TRANSFORM' button is at the bottom.

PICK RANDOM # of GATES

The screenshot shows the Polygate interface with the 'Gates' tab selected. The 'Random' radio button is selected. The '# Random Gates' field is set to 9. A horizontal bar with numbers 0 to 18 is visible, with a blue arrow pointing to the number 9. The 'TRANSFORM' button is at the bottom.


PICK RANDOM # of GATES, but favor BEGINNING, MIDDLE, or END GATES

The screenshot shows the Polygate interface with the 'Gates' tab selected. The 'Random Weighted' radio button is selected. The '# Random Gates' field is set to 9. A horizontal bar with numbers 0 to 18 is visible, with a blue arrow pointing to the number 9. The 'TRANSFORM' button is at the bottom.



2) Pick which gates will be transformed


PICK RANDOM # of GATES from a LIST of SELECTED GATES (WHITELIST)





2) Pick which gates will be transformed


PICK RANDOM # of GATES but exclude those on LIST of SELECTED GATES (BLACKLIST)





2) Pick which gates will be transformed

PICK SPECIFIC GATES






3) Choose overhead limits

Uncheck Limit Size of Variant for no limitations

Otherwise, choose gate % increase allowed (overhead)






4) Key options:

Prepend (MSB) or append (LSB) key bits to the input vector

Compress key: reduce the size of the key string (will produce non-deterministic variation)



5) Polygate options:

Static Polygates:

Pick one of the static polygate (MUX) designs: choose specific one (Single)


Pick one of the static versions randomly every time a polygate is inserted (Choose Random)

Pick a random static version and introduce some degree of variation (Random w/ Variation)


Dynamic Keymap:

Generate a random keymap for every polygate (a different truth table mapping for the MUX)

Generate only the 6 basic gate types for the keymap component (Random Reduced)




6) Click TRANSFORM




Example:

- Selected gates to replace
- Random static polygate
- No overhead limit


Key for the polygate circuit provided in the Keys TAB




Options to save a “decrypt” version of the polygate circuit that clearly shows key bit inputs
- First click BROWSE for file path, then SAVE




Key = 1010



Key = 101010100100




Key = 10110101110111011110010000111111







- Allows generation of variants using the standard/traditional algorithm for logic encryption based on insertion of XOR/NXOR gates and addition of a single key-bit input
- Also known as LOGIC LOCKING






- Encrypt Options:
 - All gates
 - Some # of random gates
 - Specific gates
- Basis gate set types for insertion of logic locking :
 - XOR/NXOR
 - XOR/NXOR/AND/OR
- Key Options
 - Key compression
 - Append LSB/MSB mode






- AND trees are essentially multiple-input AND gates that are typically decomposed:








- Inserting AND-tree structures are intended as a countermeasure to SAT-based reasoners by inserting a subcircuit that requires 2^{n-1} average evaluation
- The structure can be composed of alternating AND/AND or AND/NAND logic in parallel and then inserted (randomly) into a parent circuit in a semantically preserving manner
- Insertion approach is similar to logic locking where a predetermined 0/1 value produces semantically equivalent functions





- Paired AND/NAND trees can be inserted into a circuit and used for semantically equivalent insertion using XOR/NXOR logic and constant 0/1 signals








1) Experiment Setup: Set file and directory information

2) Insert Options:

Insert a Single AND Tree

- Use AND/NAND trees (vs. just balanced AND trees)
- Slider: input size of AND trees (2 to 64 input)



Insert multiple AND trees (Y/N)

- # of TREES
- Generate incremental variants (save variant after each AND tree is inserted, up to the final one)
- Use Random AND Trees: instead of a fixed input size AND tree, use random input size (between 2 to 64)





Reductions:

Equational Reducer

Pattern Based Circuit Reducer

Structural
Shaped

Pattern Viewer





Valid Equation

Check

Reduction Rounds: 10

Maximal Reduction

of Attempts: 10

Manual

Reset

Allow Structural Rules

Allow Inverse Rules

Allow Complex Distributive Expressions

Main

BENCH Options

Reduce

Apply

Elapsed Time: 0d:0h:0m:0s:000000000

0%

Starting Equation:

Instructions:

1) Enter equation in valid syntax in the box above

2) Syntax rules are found on the syntax tab below

3) Press the Check button

4) Given valid syntax, several things are created:

--> the parse record in text form of the expression

--> the Abstract Syntax Tree of the expression

--> the semantic truth table of the expression

--> the BENCH version of the expression

--> BENCH options govern reduction of NOT gates and use of CONSTANT signals

There are two options for reduction:

==> Automatic: applies random Boolean logic laws, with one application being called a round

==> Manual: applies specific laws to applicable random parts of the equation

5) Automatic reduction:

==> Fill in the number of Reduction Rounds, then press the Reduce button

==> Number of rounds is how many random Boolean laws will be applied

6) Maximal reduction:

Journal

TT

Parse

AST Start

BENCH Start

AST Final

BENCH Final

Syntax Help

Final Equation:

Boolean Algebra Laws

Logical

Absorption: $A*(A+B)=A$

Absorption: $A+(A*B)=A$

Annihilation: $0*A=0$

Annihilation: $1+A=1$

Annihilation: $A^A=0$

Negation: $A+A'=1$

Negation: $A*A'=0$

DeMorgan: $(A+B)'=A'*B'$

DeMorgan: $(A*B)'=A'+B'$

Idempotent: $A+A=A$

Idempotent: $A*A=A$

Identity: $0+A=A$

Identity: $0^A=A$

Identity: $1+A=A$

Involution: $(A')'=A$

Structural

Assoc: $(A*B)*C=A*(B*C)$

Assoc: $(A+B)+C=A+(B+C)$

Commutative: $A*B=B*A$

Commutative: $A+B=B+A$

Dist: $A(B+C)=(AB)+(AC)$

Dist: $A+(BC)=(A+B)(A+C)$

Inverse

DeMorganInv: $A'B'=A+B$





Instructions:

- 1) Enter equation in valid syntax in the box above
- 2) Syntax rules are found on the syntax tab below
- 3) Press the Check button
- 4) Given valid syntax, several things are created:
 - > the parse record in text form of the expression
 - > the Abstract Syntax Tree of the expression
 - > the semantic truth table of the expression
 - > the BENCH version of the expression
 - > BENCH options govern reduction of NOT gates and use of CONSTANT signals

There are two options for reduction:

- ==> Automatic: applies random Boolean logic laws, with one application being called a round**
- ==> Manual: applies specific laws to applicable random parts of the equation**

- 5) Automatic reduction:
 - ==> Fill in the number of Reduction Rounds, then press the Reduce button
 - ==> Number of rounds is how many random Boolean laws will be applied
- 6) Maximal reduction:
 - ==> To run multiple attempts at reduction and save the optimal, check Maximal Reduction
 - ==> Fill in the # of attempts, then press the Reduce button
- 7) Manual reduction:
 - ==> To apply manual reductions, click the Manual checkbox
 - ==> The possible reductions for the current expression are seen in the list on the right
 - ==> Click on the reduction type and click the Apply button
 - ==> Each reduction will present new options for reduction

Moving between manual and automatic will clear the journal and start at the original expression

Typing or modifying the Boolean equation will clear any AST, truth table, or BENCH and need to be rechecked

Click the Reset button to clear all panels



Three options can guide application of reduction rules: logical reductions are applied before commutativity, distributivity, associativity, and inverse laws

- Allow Structural will include commutative, associative, simple distributive, and inverse patterns that are possible
- Allow Inverse will include inverse patterns that are possible if no other structural ones are possible
- Allow Distributive will allow complex distributive patterns

Structural patterns include:

ReduceAssociativityType.VAR1_AND_VAR2_AND_VAR3

ReduceAssociativityType.VAR1_OR_VAR2_OR_VAR3

ReduceCommutativityType.VAR1_AND_VAR2

ReduceCommutativityType.VAR1_OR_VAR2

Distributive structural patterns include:

ReduceDistributivityType.VAR1_AND_VAR2_OR_VAR3

ReduceDistributivityType.VAR1_OR_VAR2_AND_VAR3

Inverse patterns include:

ReduceDeMorganInverseType.NOT_VAR1_AND_NOT_VAR2

ReduceDeMorganInverseType.NOT_VAR1_OR_NOT_VAR2

ReduceDistributivityInverseType.VAR1_AND_VAR2_OR_VAR1_AND_VAR3

ReduceDistributivityInverseType.VAR1_OR_VAR2_AND_VAR1_OR_VAR3



Equations should take the form of:

OUTVAR = EQUATION

- OUTVAR must be of the form: $oX \Rightarrow o0, o1, o2$, etc.
- EQUATION is a combination of VARIABLES and OPERATORS.
- VARIABLES must be of the form $iX \Rightarrow i0, i1, i2$, etc.
- VARIABLES are ordered in circuit input by number
- OPERATORS must be one of: $'$ (NOT) $+$ (OR) $*$ (AND) $^$ (XOR)
- Constant Zeros (0) / Ones(1) are allowed as VARIABLES

General rules:

- At least 1 VARIABLE required ($o1 = 0/o1 = 1$ not allowed)
- Use parenthesis to clarify logical expressions and precedence

Examples:

$o1 = i0 + i1$

$o1 = ((i0' * i1)' + (i2 * i3'))'$

$o1 = i1 * 1; o2 = i4 + i18$

$o0 = i1 + i2 ^ i3 * i4$

$o1 = (((i0 * i1)' + (i2 * i3))' * (i1 + i2))'$

$o6 = (i7 * i9) + i1$

$o12 = (i25 ^ i512)'$

Precedence rules:

- Parenthesis have highest precedence
- NOT ($'$) associates to the left before other OPERATORS
- AND ($*$) associates before OR ($+$) and XOR ($^$)
- XOR ($^$) associates before OR ($+$)

Example: $o0 = i1 + i2' ^ i3 * i4$

is equivalent to: $o0 = (i1 + ((i2') ^ (i3 * i4)))$



2) Check

3) Click Reduce

1) ENTER equation

4) Final Equation

Valid Equation

Check

Reduction Rounds:

☐ Maximal Reduction

of Attempts:

☐ Manual

Reset

☐ Allow Structural Rules
 ☐ Allow Inverse Rules
 ☐ Allow Complex Expressions

Main
BENCH Options

Reduce
Apply

Elapsed Time: 0d:0h:0m:0s:000000000

Starting Equation:

`o1 = i1 + i2 + 1 + i3`

General rules:

- At least 1 VARIABLE required (o1 = 0/o1 = 1 not allowed)
- Use parenthesis to clarify logical expressions and precedence

Examples:

```

o1 = i0 + i1
o1 = ((i0 * i1)' + (i2 * i3'))'
o1 = i1 * 1; o2 = i4 + i18
o0 = i1 + i2 ^ i3 * i4
o1 = (((i0 * i1)' + (i2 * i3')) * (i1 + i2))'
o6 = (i7 * i9) + i1
o12 = (i25 ^ i512)'
                    
```

Precedence rules:

- Parenthesis have highest precedence
- NOT (') associates to the left before other OPERATORS
- AND (*) associates before OR (+) and XOR (^)
- XOR (^) associates before OR (+)

Example:

```

o0 = i1 + i2' ^ i3 * i4
is equivalent to: o0 = (i1 + ((i2') ^ (i3 * i4)))
                    
```

Journal
TT
Parse
AST Start
BENCH Start
AST Final
BENCH Final
Syntax Help

Final Equation:

`o1 = 1`

Boolean Algebra Laws

Logical

Absorption: $A * (A + B) = A$

Absorption: $A + (A * B) = A$

Annihilation: $0 * A = 0$

Annihilation: $A * A = 0$

Negation: $A + A' = 1$

Negation: $A * A' = 0$

DeMorgan: $(A + B)' = A' * B'$

DeMorgan: $(A * B)' = A' + B'$

Idempotent: $A + A = A$

Idempotent: $A * A = A$

Identity: $0 + A = A$

Identity: $0 * A = A$

Identity: $1 * A = A$

Involution: $(A')' = A$

Structural

Assoc: $(A * B) * C = A * (B * C)$

Assoc: $(A + B) + C = A + (B + C)$

Commutative: $A * B = B * A$

Commutative: $A + B = B + A$

Dist: $A(B + C) = (AB) + (AC)$

Dist: $A + (BC) = (A + B)(A + C)$

Inverse

DeMorganInv: $A * B' = A + B$



Pre Reduction Views:

```
#####
# INPUT MAPPING
#####
# Circuit ID: 0 -> Equation Variable: i1
# Circuit ID: 1 -> Equation Variable: i2
# Circuit ID: 2 -> Equation Variable: i3
#

012|9
-----
000|1
001|1
010|1
011|1
100|1
101|1
110|1
111|1
```

Truth Table

Journal TT Parse AST Start BENCH Start AST Final BENCH Final Syntax Help

Final Equation:

Formula:

01 = i1 + i2 + 1 + i3

Tokens:

Token->[01] Type=VARIABLE
Token->[=] Type=EQUALS
Token->[i1] Type=VARIABLE
Token->[+] Type=OROP
Token->[i2] Type=VARIABLE
Token->[+] Type=OROP
Token->[1] Type=NUMERIC
Token->[+] Type=OROP
Token->[i3] Type=VARIABLE

AST:


Symbol = [EQUAL] Value = [=]
Symbol = [VAR] Value = [01]
Symbol = [EXPR]
Symbol = [TERMOR]
Symbol = [TERMXOR]
Symbol = [TERMAND]
Symbol = [TERMNOT]
Symbol = [VAR] Value = [i1]
Symbol = [OR] Value = [+]
Symbol = [TERMOR]
Symbol = [TERMXOR]
Symbol = [TERMAND]
Symbol = [TERMNOT]
Symbol = [VAR] Value = [i2]
Symbol = [OR] Value = [+]
Symbol = [TERMOR]
Symbol = [TERMXOR]
Symbol = [TERMAND]
Symbol = [TERMNOT]
Symbol = [VAR] Value = [1]
Symbol = [OR] Value = [+]
Symbol = [TERMOR]
Symbol = [TERMXOR]
Symbol = [TERMAND]
Symbol = [TERMNOT]
Symbol = [VAR] Value = [i3]

Journal TT Parse AST Start BENCH Start AST Final BENCH Final Syntax Help

Final Equation:



Pre Reduction Views:



```
#####  
# INPUT MAPPING  
#####  
# Circuit ID: 0 -> Equation Variable: i1  
# Circuit ID: 1 -> Equation Variable: i2  
# Circuit ID: 2 -> Equation Variable: i3  
#  
  
INPUT(0)  
INPUT(1)  
INPUT(2)  
  
OUTPUT(8)  
  
3=AND(0,2)  
4=OR(1,0)  
5=NOT(3)  
6=XOR(3,5)  
7=OR(4,6)  
8=OR(7,2)
```


BENCH File Based on Starting Formula

Journal TT Parse **AST Start** **BENCH Start** AST Final BENCH Final Syntax Help

Final Equation:



Post Reduction Views:



**Abstract Syntax Tree
From Reduced Formula**

Journal TT Parse AST Start BENCH Start **AST Final** BENCH Final Syntax Help

Final Equation:

A red arrow points to the 'AST Final' tab.

```
# Constant Zero or One Function
```

**BENCH File Based
on Reduced Formula**

Journal TT Parse AST Start BENCH Start **AST Final** BENCH Final Syntax Help

A red arrow points to the 'BENCH Final' tab.



Main Option: Automatic vs. Manual



[REDUCE-EQ]

☒ Valid Equation Check Reduction Rounds: 10 ☐ Maximal Reduction # of Attempts: 10 ☐ Manual Reset

☐ Allow Structural Rules ☐ Allow Inverse Rules ☐ Allow Complex Distributions Expressions

Main BENCH Options

Reduce Apply

Automated

- # of Reduction Rounds
- Maximal Reduction (Y/N): unlimited rounds until the expression cannot be reduced further

Automated reduction is non-deterministic: Boolean logic laws are applied randomly and thus different results may be obtained depending on the order and specific sequence

There may be multiple statements which can be reduced by the same appropriate logic law: these are also chosen randomly

School of Computing



- Continuing to Click Reduce will produce a new result...
- Example: Same Equation, 10 Reduction Rounds, Different Results (smaller equation)

[REDUCE-EQ]

☒ Valid Equation Reduction Rounds: 10 ☐ Maximal Reduction # of Attempts: 10 ☐ Manual

☐ Allow Structural Rules ☐ Allow Inverse Rules ☐ Allow Complex Distributive Expressions

Main

Elapsed Time: 0d:0h:0m:0s:000000000 0%

Starting Equation:

$$o1 = (i1 * i2 * i3) + (i6 * i2 * i3) + (i1 * i5 * i3) + (i1 * i2 * i4)$$

Round 10 Total Possible Reductions: 6

- >Commutative-AND(8)
- >Commutative-OR(3)
- >Associative-AND(3)
- >Associative-OR(1)
- >Distributive-AND(1)
- >Distributive-OR(3)

Round 10 Considered Reductions: 6

- >Associative-OR(1)
- >Distributive-AND(1)
- >Commutative-OR(3)
- >Distributive-OR(3)
- >Associative-AND(3)
- >Commutative-AND(8)

Round 10 Begin Expression=>

$$o1 = ((i3 * ((i6 * i2) * i3) + (i1 * i5))) + ((i4 * (i1 * i2)) + (i3 * (i2 * i1)))$$

Round 10 Law=> Associative-OR

Round 10 Final Expression=>

$$o1 = ((i3 * ((i6 * i2) * i3) + (i1 * i5))) + (i4 * (i1 * i2)) + (i3 * (i2 * i1))$$

Start Expression(BE)=>

$$o1 = (i1 * i2 * i3) + (i6 * i2 * i3) + (i1 * i5 * i3) + (i1 * i2 * i4)$$

Final Expression(BE)=>

$$o1 = (((i3 * ((i6 * i2) * i3) + (i1 * i5))) + (i4 * (i1 * i2))) + (i3 * (i2 * i1))$$

Start Expression=>

$$o1 = (i1 * i2 * i3) + (i6 * i2 * i3) + (i1 * i5 * i3) + (i1 * i2 * i4)$$

Final Expression=>

$$o1 = ((i3 * (i6 * i2 * i3 + i1 * i5) + i4 * i1 * i2) + i3 * i2 * i1)$$

Boolean Algebra Laws

- Logical
- Annihilation: $1+A=1$ [1]
- Structural
- Assoc: $(A+B)+C=A+(B+C)$ [2]
- Commutative: $A+B=B+A$ [3]
- Inverse
- NONE

Journal TT Parse AST Start BENCH Start AST Final BENCH Final Syntax Help

Final Equation:

$$o1 = (((i3 * ((i6 * i2) * i3) + (i1 * i5))) + (i4 * (i1 * i2))) + (i3 * (i2 * i1))$$



- Maximal Reduction: # of Attempts
- Each attempt is governed by # of Reduction Rounds

Journal shows the best result of applying logic laws (smallest equation size)

If no attempt can make equation smaller, final equation is the original

Journal shows the best result of applying logic laws (smallest equation size)

If no attempt can make equation smaller, final equation is the original



- Increasing # of rounds and # of attempts may (or may not) produce better results
- Runtime will increase

The screenshot shows the REDUCE-EQ application interface. At the top, there are controls for the reduction process: a "Valid Equation" checkbox (checked), a "Check" button, "Reduction Rounds" set to 50, a "Maximal Reduction" checkbox (checked), "# of Attempts" set to 100, and "Manual" and "Reset" buttons. Below these are checkboxes for "Allow Structural Rules", "Allow Inverse Rules", and "Allow Complex Distributive Expressions". The interface is divided into "Main" and "BENCH Options" tabs. The "Main" tab is active, showing a progress bar at 100% and a green bar indicating the reduction is complete. A red arrow points to the "Elapsed Time: 0d:0h:0m:24s:345886200" text. The "Starting Equation:" is displayed as
$$o1 = (i1 * i2 * i3) + (i6 * i2 * i3) + (i1 * i5 * i3) + (i1 * i2 * i4)$$
. The reduction process is shown in a scrollable area with five attempts. Each attempt displays the attempt number, size, and the equation. The equations become increasingly complex with each attempt. The "Final Equation:" is displayed at the bottom as
$$o1 = (i1 * i2 * i3) + (i6 * i2 * i3) + (i1 * i5 * i3) + (i1 * i2 * i4)$$
. On the right side, there is a "Boolean Algebra Laws" panel with a tree view showing categories: Logical, Annihilation: $1+A=1$ [1], Structural, Assoc: $(A+B)+C=A+(B+C)$ [2], Commutative: $A+B=B+A$ [3], Inverse, and NONE.



- Allowing structured, inverse, and complex distributive expressions may open up alternative reduction sequences that may result in smaller sizes

[REDUCE-EQ]

☒ Valid Equations ☐ Check Reduction Steps: 50 ☒ Manual Reduction # of Attempts: 100 ☐ Manual

☒ Allow Structural Rules ☒ Allow Inverse Rules ☐ Allow Complex Distributive Expressions

Main **BENCH Options**

Reduce Apply

Elapsed Time: 0d:0h:0m:19s:182398300 100%

Starting Equation:

$$o1 = (i1 * i2 * i3) + (i6 * i2 * i3) + (i1 * i5 * i3) + (i1 * i2 * i4)$$

->Commutative-OR(3)
->Associative-AND(2)
->Distributive-AND(2)
->Distributive-OR(2)
Round 50 Considered Reductions: 5
->Commutative-AND(6)
->Commutative-OR(3)
->Associative-AND(2)
->Distributive-AND(2)
->Distributive-OR(2)
Round 50 Begin Expression=>
Round 50 Law=>
Round 50 Final Expression=>

Start Expression(BE)=>
Final Expression(BE)=>

Start Expression=>
Final Expression=>

Elapsed Time: 0d:0h:0m:19s:722621400
Smallest Equation Size: 23

Final Equation:


$$o1 = ((i3 * ((i5 * i3) * i1) + ((i2 * i1) + (i2 * i6)))) + (i4 * (i2 * i1))$$

Journal TT Parse AST Start BENCH Start AST Final BENCH Final Syntax Help





Example: BENCH circuit selected in text panel




Pass: an application of all reduction algorithm, in some sequence

Complete Reduction: perform reduction rounds until two reduction rounds in a row no longer reduce the number of gates in the circuit



Options:



Save the reduced BENCH file and optionally open it as a text panel

☐ Save Reduced BENCH ☐ Open In Panel

Reduced BENCH Path:

Main Options Verify Fixed Order Save

Instead of the reducer choosing a random order of the reduction algorithms, you can specify a specific order instead

☐ Use Fixed Order Reduction Sequence

Ordering:

Main Options Verify Fixed Order Save

Verification options to check the reduced variant is semantically equivalent to the original circuit


☐ Verify After Each Pass

☐ Verify After Each Algorithm ☐ Use IV # of Vectors

Main Options Verify Fixed Order Save



After selecting REDUCE:



of Reduction Passes: 5
☒ Complete Reduction
☐ Debug
☒ Verbose

Main Options
Verify
Fixed Order
Save

Algorithm Status
0%

Reduction Pass Status
100%

REDUCE

Pass #: 2
Current Algorithm: INVERTER_XOR
Size Reduction: 18.1%
Level Reduction: 14%
Algorithm Sequence: 0-2-8-9-13-11-10-3-12-4-5-7-1-6

Reduction Summary

Reduced/Original Size (%): 113/138 (18.1%)
Reduced/Original Depth (%): 37/43 (14%)
Reduction Time: 0d:0h:0m:0s:240
Total Patterns Reduced: 24


Summary By Algorithm

Number of gates is reduced from 138 to 113. (18.1%)
on optimizing Buffer: 8
on optimizing Inverter: 9
on optimizing Inverter that its next gate is XOR/XNOR: 4
on optimizing Constant 0/1: 1
on optimizing Constant 0/1 that it has only inverters as inputs: 1
on optimizing two XOR/XNOR gates by making Buffer/NOT: 1
on optimizing two gates with opposite inputs: 0
on optimizing two gates: 1
on optimizing three gate patterns: 0
on optimizing V pattern: 0

Pass 1
Pass 2
Summary



Per pass summary

Overall summary







After selecting REDUCE:



The currently implemented circuit reducer is based on pattern matching, with a view toward **early** implementations of the CORGI algorithm and the manner in which it accomplished polymorphic variation

In this example, the I/O space is tractably enumerable and normal logic synthesis would normally be used to reduce such a circuit to its smallest form: the benefits of pattern matching are most notable in larger circuits when standard synthesis techniques are not practical

Any single pattern reduction algorithm can be applied to a circuit



Reduction Type: BUFFER

Total Patterns Reduced: 7
Total Time: 0d:0h:0m:0s:10
% Size Reduction: 5.07
% Level Reduction: 2.33



#####

Buffer Gates Reduced: 0
Buffer Gate Pattern 1 Reduced: 4
Buffer Gate Pattern 2 Reduced: 3

#####

Buffer Gates Time: 0d:0h:0m:0s:0
Buffer Gate Pattern 1 Time: 0d:0h:0m:0s:10
Buffer Gate Pattern 2 Time: 0d:0h:0m:0s:0

#####

Original Circuit:


[Size = 138]
[Depth = 43]
[Avg Fan In = 1.7172]
[Avg Fan Out = 1.7172]
[Max Fan In = 2]
[Max Fan Out = 10]
[Max Nodes Per Level = 9]
[AND=21 OR=29 XOR=23 NAND=7 NOR=19 BUFFER=0 NOT=19]

#####

Reduced Circuit:

[Size = 131]
[Depth = 42]
[Avg Fan In = 1.7035]
[Avg Fan Out = 1.7035]
[Max Fan In = 2]
[Max Fan Out = 10]
[Max Nodes Per Level = 9]
[AND=18 OR=25 XOR=23 NAND=7 NOR=19 BUFFER=0 NOT=19]





The viewer shows the definition for all structural and shaped pattern circuits used in reduction algorithms





Random Circuits:

Random Circuit Generator

Random Equivalent Generator
(Merged Signature)

Random Equivalent Generator
(Full Signature)







Single Circuit Mode

Walkthrough:

- 1) Choose inputs
- 2) Choose outputs
- 3) Choose size (# of gates)
- 4) Choose max fan-in
- 5) Guarantee # of outputs
- 6) Generate truth table
(recommended for small I/O)
- 7) Pick basis set
- 8) Select GENERATE





Batch Mode

The screenshot shows the 'RANDOM CIRCUIT GENERATOR' window in Batch Mode. The 'Batch Save Directory' is set to 'D:\Research\Circuits-1\random8'. The 'FROM' section has 'Inputs: 4', 'Outputs: 2', and 'Gates: 12'. The 'TO' section has 'Inputs: 4', 'Outputs: 2', and 'Gates: 12'. The 'Iterations' are set to 10. The 'Max Fan In' is 5, and 'Guarantee Outputs' is checked. The 'Basis Set' includes AND, OR, NAND, NOR, XOR, NXOR, NOT, and BUFFER. The 'Levelization' section shows a hierarchy of levels from 0 to 7. The 'Netlist' section shows a list of gates and their connections.

[RANDOM CIRCUIT GENERATOR]

Batch Save Directory: D:\Research\Circuits-1\random8 BROWSE ☐ Export GraphML ☐ Export Image

FROM: Inputs: 4 Outputs: 2 Gates: 12 TO: Inputs: 4 Outputs: 2 Gates: 12 Iterations: 10

Max Fan In: 5 ☒ Guarantee Outputs Basis Set: ☒ AND ☒ OR ☒ NAND ☒ NOR ☒ XOR ☒ NXOR ☐ NOT ☐ BUFFER

RUN BATCH JOB

Levelization

```
=====
Level[0] Size =4
Level[1] Size =3
Level[2] Size =1
Level[3] Size =3
Level[4] Size =2
Level[5] Size =2
Level[6] Size =1
Level[7] Size =2
```

Netlist

```
=====
INPUT(0)
INPUT(1)
INPUT(2)
INPUT(3)

OUTPUT(15)
OUTPUT(14)

4=AND(3,1)
5=NAND(3,2)
6=OR(1,0)
7=OR(6,4)
8=NAND(6,7)
9=NXOR(7,5)
10=NXOR(5,7)
11=NAND(9,9)
12=NAND(9,7)
13=XOR(12,12)
14=NAND(8,11)
15=AND(10,13)
```

Single Circuit Batch

Walkthrough:

- 1) Choose a save directory
- 2) Choose if you also want to save image or graphml files (in addition to BENCH)
- 3) Choose for loop constraints:
 - Input Size (FROM/TO)
 - Output Size (FROM/TO)
 - Gate Size (FROM/TO)
 - Iterations (how many of each random circuit should be generated)
- 4) Choose max fan-in
- 5) Guarantee # of outputs
- 6) Generate truth table (recommended for small I/O)
- 7) Pick basis set
- 8) Select GENERATE





Batch Mode

[RANDOM CIRCUIT GENERATOR]

Batch Save Directory: D:\Research\Circuits-1\random8 ☐ Export GraphML ☐ Export Image

FROM: Inputs: 4 Outputs: 2 Gates: 12 TO: Inputs: 4 Outputs: 2 Gates: 12 Iterations: 10

Max Fan In: 5 ☒ Guarantee Outputs Basis Set: ☒ AND ☒ OR ☒ NAND ☒ NOR ☒ XOR ☒ NXOR ☐ NOT ☐ BUFFER

Levelization

```
=====
Level[0] Size =4
Level[1] Size =3
Level[2] Size =1
Level[3] Size =3
Level[4] Size =2
Level[5] Size =2
Level[6] Size =1
Level[7] Size =2
```

Netlist

```
=====
INPUT(0)
INPUT(1)
INPUT(2)
INPUT(3)

OUTPUT(15)
OUTPUT(14)

4=AND(3,1)
5=NAND(3,2)
6=OR(1,0)
7=OR(6,4)
8=NAND(6,7)
9=NXOR(7,5)
10=NXOR(5,7)
11=NAND(9,9)
12=NAND(9,7)
13=XOR(12,12)
14=NAND(8,11)
15=AND(10,13)
```

Single Circuit Batch


These options would generate 10 (iterations) of 4 inputs, 2 output, 12 gate circuits in the batch save directory

random-i4-o2-g12-0001.bench.txt
random-i4-o2-g12-0002.bench.txt
random-i4-o2-g12-0003.bench.txt
random-i4-o2-g12-0004.bench.txt
random-i4-o2-g12-0005.bench.txt
random-i4-o2-g12-0006.bench.txt
random-i4-o2-g12-0007.bench.txt
random-i4-o2-g12-0008.bench.txt
random-i4-o2-g12-0009.bench.txt
random-i4-o2-g12-0010.bench.txt




This option does not require a selected BENCH circuit to be loaded first


Load an original circuit first



Select P' tab, choose generation options, and select generate



Continuing to hit GENERATE will create another variant:



Generating Output #: 3 Random Circuits Generated: 31 Elapsed Time: 00h: 00m: 00s

Inputs: 2 Outputs: 4 Gates: 5 Max Fan In: 2 Max Attempts: 100000 ☐ Smart Random Increment: 50


Basis Set: ☒ AND ☒ OR ☒ NAND ☒ NOR ☒ XOR ☒ NXOR ☐ NOT ☐ BUFFER ☐ Debug ☐ Debug All Choices

GENERATE



Merged Signature Random Circuits:

These circuits are created by generating an equivalent random circuit for each OUTPUT of the original circuit, and then MERGING those individual circuits into a single circuit




2 input / 1 output / X gate circuits



This option does not require a selected BENCH circuit to be loaded first


Load an original circuit first, then switch to P' tab



Full Signature Random Circuits:

These circuits are created by generating random circuits that match the entire input/output size of the original circuit. Generation continues until a circuit with a matching signature is generated OR max generation attempts are reached.


20 gate variant



00		1122
01		8901

00		1101
01		1111
10		1111
11		1001

Full Signature = 1111111001101111




In general, size has to be adjusted for a reasonable possibility of generating the maximum range of signatures




Full Signature = 1111111001101111

6 gate variant



00		1122
01		8901

00		1101
01		1111
10		1111
11		1001



Tradeoff with merged vs full signature is that it may take longer or max generation attempts may be reached using the full signature approach: however, the merged signature approach generates larger circuits



1. File->Open->PLA

- PLA formats come from supported files used by the original SIS system

1. PLA format - Programmable Logic Array

Given a circuit, how do we describe it in the PLA format?

Consider the following circuit.




Fig. 1

In the above circuit,

- Note the number of inputs, it is 4. (a,b,c,d) {Specified by ".i"}
- Note the number of outputs, it is 2. (f, f1) {Specified by ".o"}

So, in the pla file we write

```
.i 4
.o 2
```

←PLA file

Naming the inputs and outputs

- We define the names of the wires in the input.

For the above circuit it is a, b, c, d

- We define the names of wires in the output.

For the above circuit it is f, f1

```
.i 4
.o 2
.ilb a b c d
.ob f f1
```

←PLA file

Giving the Truth Table

- After specifying the inputs and outputs, we specify the truth table of the circuit. The number of terms in the truth table is represented by ".p" in the pla file.

A	B	C	D	F	F1
1	1	-	-	1	0
-	-	1	1	1	0
1	1	1	1	1	1

For the above truth table, the last 4 lines in the following snapshot have been added:


```
.i 4
.o 2
.ilb a b c d
.ob f f1
.p 3
11-- 10
--11 10
1111 11
```

←PLA file






- Example PLA file (.pla)





- Example PLA file (.pla)





- Example PLA file (.pla)

4) Click SAVE

5) Load in Panel will bring BENCH file up in BENCH tab

```
fulladder [PLA] c17 [PLA]
Save BENCH Circuit File: d:\OneDrive\Documents\apetgui\c17pla.bench.txt BROWSE SAVE BENCH ☒ Load in Panel

INPUT(1)
INPUT(2)
INPUT(3)
INPUT(4)
INPUT(5)

OUTPUT(34)
OUTPUT(35)

7=NOT(2)
33=AND(1,2,3,4,5)
10=NOT(5)
9=NOT(4)
6=NOT(1)
8=NOT(3)
21=AND(1,4,5,7,8)
22=AND(1,3,7,9,10)
23=AND(1,3,5,7,9)
31=AND(1,2,3,5,9)
12=AND(4,5,6,7,8)
13=AND(3,5,6,7,9)

fulladder [PLA] c17 [PLA] c17pla [BENCH]
#
# 5 inputs
# 2 outputs
# 5 inverters
# 0 buffers
# 0 constant1
# 0 constant0
#
# Total gates: 25
# Intermediate nodes: 30
#   ANDs: 23
#   ORs: 2
#   XORs: 0
#   NANDs: 0
#   NORs: 0
#   NXORs: 0
#   DFF: 0
```



1. File->Open->DIMACS

- DIMACS files are used to store undirected graphs and is a standard format to SAT solvers
- CNF extension implies Conjunctive Normal Form format

The basic input format is as follows. At the top you can have *comment lines* that start with a *c*, like this:

```
| c This line is a comment.
```

Then comes the *problem line*, which starts with a *p* and then says how many variables and clauses there are. For instance, here is a problem line that says this is a CNF problem with 3 variables and 4 clauses:

```
| p cnf 3 4
```

Finally the clauses are listed. Each clause is represented as a list of numbers like 3 and -42. A positive number like 3 represents a positive occurrence of variable 3. A negative number like -42 represents a negated occurrence of variable 42.

The number 0 is treated in a special way: it is not a variable, but instead marks the end of each clause. This allows a single clause to be split up over multiple lines.

```
c quinn.cnf
c
p cnf 16 18
 1      2      0
-2      -4      0
 3      4      0
-4      -5      0
 5      -6      0
 6      -7      0
 6      7      0
 7      -16     0
 8      -9      0
-8      -14     0
 9      10     0
 9      -10     0
-10     -11     0
10      12     0
11      12     0
13      14     0
14      -15     0
15      16     0
```

DIMACS file

**Convert to
BENCH**

**View SatGraf
representation
of CNF formula**


The screenshot shows a software window titled "quinn [CNF]". On the left, there is a sidebar with three buttons: "DIMACS", "BENCH", and "SatGraf". Arrows from the text labels on the left point to these buttons. The main area of the window displays the content of the "quinn.cnf" file in DIMACS format:

```
c quinn.cnf
c
p cnf 16 18
1 2 0
-2 -4 0
3 4 0
-4 -5 0
5 -6 0
6 -7 0
6 7 0
7 -16 0
8 -9 0
-8 -14 0
9 10 0
9 -10 0
-10 -11 0
10 12 0
11 12 0
13 14 0
14 -15 0
15 16 0
```

1) Generate BENCH


**2) BROWSE to
choose filepath
for BENCH text**

**3) SAVE BENCH
to write BENCH
text**




**Decompose multi-
fanin gates when
saving BENCH file**







**Load BENCH file as
panel tab on SAVE**



SatGraf community viewer: 4 layout options and 3 community formats



Save
image of
SatGraf





Tool Interfaces





- **Espresso: version #2.3, Release date 01/31/88**

- Computer program uses heuristic and specific algorithms for efficiently reducing complexity of digital electronic gate circuits
- Copyright 1988 - 1983 by the Regents of the University of California
- Part of the Octtools package for IC design developed at University of California, Berkeley
- Richard Rudell published variant Espresso-MV in 1986 under paper *Multiple-Valued Logic Minimization for PLA Synthesis*.
- PET uses ESPRESSO in native Windows format for logic and PLA minimization

For more information see:

<https://embedded.eecs.berkeley.edu/pubs/downloads/espresso/index.htm>

- **misII / MIS: release #2.2(AC)**

- Algorithmic multi-level logic synthesis and minimization program
- Starts from combinational logic macro-cell and produces optimized set of logic equations which preserves input-output behavior of the macro-cell
- Has algorithms for minimizing area required to implement the logic equations
- Has technology mapping step to map a network into a user specified cell library
- Part of the Octtools package for IC design developed at the University of California, Berkeley
- Copyright 1988 - 1983 by the Regents of the University of California
- PET uses misII in native Windows format for gate synthesis in several algorithms.

For more information see:

<https://embedded.eecs.berkeley.edu/pubs/downloads/octtools/index.htm>



- **ABC: version 1.01 (compiled Feb 13 2011 19:06:26)**

- Software system for synthesis and verification of binary sequential logic circuits appearing in synchronous hardware designs
- Combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification
- Copyright (c) The Regents of the University of California. All rights reserved.
- PET uses ABC for synthesis and processing of PLA and BLIF files as well as logic minimization and synthesis. PET also provides a graphical console interface for executing ABC scripts.

For more information see:

<http://people.eecs.berkeley.edu/~alanmi/abc/>

- **JDD: build 104, February 2012**

- A pure Java BDD and Z-BDD library - java implementation of decision diagram library inspired by BuDDy (BDD package written in C)
- Includes support for Zero-suppressed BDD
- Written by Arash Vahidi who provides software for use in academic projects
- PET uses a modified version of the JDD library build 104, February 2012, for generation and visualization of BDDs. Binary Decision Diagrams (BDDs) are used in formal verification, CSP and optimization..

For more information see:

<https://bitbucket.org/vahidi/jdd/wiki/Home>



- **Z3 (version)**

- The Satisfiability Modulo Theories (SMT) Solver Z3 supports the SMTLIB format. It is a theorem prover from Microsoft Research.
- Licensed under the MIT license.
- PET uses the native z3 Java library and Windows DLL for deriving models of single-output Boolean function circuits.

For more information see:

<https://github.com/Z3Prover/z3/wiki>

If you would like to see how z3 was used to solve a hardware-based CTF challenge see:

<https://liveoverflow.com/minetest/>



- **SATGraf (version 0.2)**

- Allows visualization of Boolean SAT instances in **DIMACS** format. It's primary purpose was to view the evolution of the structure of a Boolean SAT formula in real time as it is being processed by a conflict-driven clause-learning (CDCL) solver.
- The tool is parametric, allowing the user to define the structure to be visualized. In particular, the tool can visualize the community structure of real-world Boolean satisfiability (SAT) instances and their evolution during solving.
- Such visualizations have been the inspiration for several hypotheses about the connection between community structure and the running time of CDCL SAT solvers, some which we have already empirically verified.
- For more information see:

<https://www.swmath.org/software/14761>

SATGraf was integrated partially into PET using the open source location at:

<https://bitbucket.org/znewsham/satgraf/src/master/>



- **Sat4j (version)**

- Sat4j is a java library for solving Boolean satisfaction and optimization problems. It can solve SAT, MAXSAT, Pseudo-Boolean, Minimally Unsatisfiable Subset (MUS) problems.
- Being in Java, the promise is not to be the fastest one to solve those problems (a SAT solver in Java is about 3.25 times slower than its counterpart in C++), but to be full featured, robust, user friendly, and to follow Java design guidelines and code conventions (checked using static analysis of the source code).
- The library is designed for flexibility, by using heavily the decorator and strategy design patterns.
- Sat4j is open source, under the dual business friendly Eclipse Public License and academic friendly GNU LGPL license.
- For more information see:

<http://sat4j.org/>



- **yFiles for Java (version)**

- PET utilizes the yWorks graph library, which is a Java-based toolkit for graph manipulation and visualization.
- The primary LogicCircuit class in PET uses the Graph2D object as its core functionality for graph network operations.
- PET can export graphics in native JPG format as well as **graphml**, which is the native format supported by the yEd graph editor program, made by yWorks.
- You can download yEd viewer for graphml files at:
<https://www.yworks.com/>

